

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS 7534 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 7534 Group is the 8-bit microcomputer based on the 740 family core technology.

The 7534 Group has a USB, 8-bit timers, and an A-D converter, and is useful for an input device for personal computer peripherals.

FEATURES

- Basic machine-language instructions 69
- The minimum instruction execution time 0.34 μ s
(at 6 MHz oscillation frequency for the shortest instruction)
- Memory size
 - ROM 8K to 16K bytes
 - RAM 256 to 384 bytes
- Programmable I/O ports 28 (36-pin type)
..... 24 (32-pin type)
..... 33 (42-pin type)
- Interrupts 14 sources, 8 vectors
- Timers 8-bit X 3

- Serial I/O1 used only for Low Speed in USB
(based on USB Spec. Rev.1.1)
(USB/UART)
- Serial I/O2 8-bit X 1
(Clock-synchronized)
- A-D converter 10-bit X 8 channels
- Clock generating circuit Built-in type
(connect to external ceramic resonator or quartz-crystal oscillator)
- Watchdog timer 16-bit X 1
- Power source voltage
At 6 MHz XIN oscillation frequency at ceramic resonator
..... 4.1 to 5.5 V (4.4 to 5.25 V at USB operation)
- Power dissipation 30 mW (standard)
- Operating temperature range -20 to 85 °C
(0 to 70 °C at USB operation)
- Built-in USB 3.3 V Regulator + transceiver based on USB Spec.
Rev.1.1

APPLICATION

Input device for personal computer peripherals




Fig. 1 Pin configuration of M37534M4-XXXXFP, M37534E8FP

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Fig. 2 Pin configuration of M37534M4-XXXGP

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Fig. 3 Pin configuration of M37534RSS, M37534M4-XXXSP, M37534E8SP

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

FUNCTIONAL BLOCK




Fig. 4 Functional block diagram (36P2R package type)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Fig. 5 Functional block diagram (32P6U-A package type)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Fig. 6 Functional block diagram (42P4B package type)

PIN DESCRIPTION

Table 1 Pin description

Pin	Name	Function	Function expect a port function
V _{CC} , V _{SS}	Power source	•Apply voltage of 4.1 to 5.5 V to V _{CC} , and 0 V to V _{SS} .	
V _{REF}	Analog reference voltage	•Reference voltage input pin for A-D converter	
USBV _{REFOUT}	USB reference voltage output	•Output pin for pulling up a D- line with 1.5 kΩ external resistor	
CNV _{SS}	CNV _{SS}	•Chip operating mode control pin, which is always connected to V _{SS} .	
RESE _T	Reset input	•Reset input pin for active "L"	
X _{IN}	Clock input	•Input and output pins for main clock generating circuit	
X _{OUT}	Clock output	•Connect a ceramic resonator or quartz crystal oscillator between the X _{IN} and X _{OUT} pins. •If an external clock is used, connect the clock source to the X _{IN} pin and leave the X _{OUT} pin open.	
P0 ₀ –P0 ₇	I/O port P0	<ul style="list-style-type: none"> •8-bit I/O port. •I/O direction register allows each pin to be individually programmed as either input or output. •CMOS compatible input level •CMOS 3-state output structure •Whether a built-in pull-up resistor is to be used or not can be determined by program. 	•Key-input (key-on wake up interrupt input) pins
P1 ₀ /RxD/D- P1 ₁ /TxD/D+ P1 ₂ /SCLK P1 ₃ /SDATA P1 ₄ /CNTR ₀	I/O port P1	<ul style="list-style-type: none"> •7-bit I/O port •I/O direction register allows each pin to be individually programmed as either input or output. •CMOS compatible input level •CMOS 3-state output structure •CMOS/TTL level can be switched for P1₀, P1₂, P1₃. •When using the USB function, input level of ports P1₀ and P1₁ becomes USB input level, and output level of them becomes USB output level. 	<ul style="list-style-type: none"> •Serial I/O1 function pin •Serial I/O2 function pin •Timer X function pin
P1 ₅ , P1 ₆			
P2 ₀ /AN ₀ – P2 ₇ /AN ₇	I/O port P2	<ul style="list-style-type: none"> •8-bit I/O port having almost the same function as P0 •CMOS compatible input level •CMOS 3-state output structure 	•Input pins for A-D converter
P3 ₀ –P3 ₅	I/O port P3	<ul style="list-style-type: none"> •8-bit I/O port •I/O direction register allows each pin to be individually programmed as either input or output. •CMOS compatible input level (CMOS/TTL level can be switched for P3₆, P3₇). •CMOS 3-state output structure •P3₀ to P3₆ can output a large current for driving LED. 	
P3 ₆ /INT ₁ P3 ₇ /INT ₀		•Whether a built-in pull-up resistor is to be used or not can be determined by program.	•Interrupt input pins
P4 ₀ , P4 ₁	I/O port P4	<ul style="list-style-type: none"> •2-bit I/O port •I/O direction register allows each pin to be individually programmed as either input or output. 	

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

GROUP EXPANSION

Mitsubishi plans to expand the 7534 group as follow:

Memory type

Support for Mask ROM version, One Time PROM version, and Emulator MCU .

Memory size

ROM/PROM size 8 K to 16 K bytes
 RAM size 256 to 384 bytes

Package

36P2R-A 0.8 mm-pitch plastic molded SOP
 32P6U-A 0.8 mm-pitch plastic molded LQFP
 42P4B 42 pin plastic molded SDIP
 42SIM 42 pin shrink ceramic PIGGY BACK




Fig. 7 Memory expansion plan

Currently supported products are listed below.

Table 2 List of supported products

Product	(P) ROM size (bytes) ROM size for User ()	RAM size (bytes)	Package	Remarks
M37534M4-XXXFP	8192 (8062)	256	36P2R-A	Mask ROM version
M37534M4-XXXGP	8192 (8062)	256	32P6U-A	Mask ROM version
M37534M4-XXXSP	8192 (8062)	256	42P4B	Mask ROM version
M37534E8FP	16384 (16254)	384	36P2R-A	One Time PROM version (blank)
M37534E8SP	16384 (16254)	384	42P4B	One Time PROM version (blank)
M37534RSS	—————	384	42S1M	Emulator MCU

FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The 7534 Group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine-language instructions or the 740 Family Software Manual for details on each instruction set.

Machine-resident 740 family instructions are as follows:

1. The FST and SLW instructions cannot be used.
2. The MUL and DIV instructions cannot be used.
3. The WIT instruction can be used.
4. The STP instruction can be used.

[CPU Mode Register] CPUM

The CPU mode register contains the stack page selection bit.

This register is allocated at address 003B₁₆.




Fig. 8 Structure of CPU mode register

Switching method of CPU mode register

Switch the CPU mode register (CPUM) at the head of program after releasing Reset in the following method.




Fig. 9 Switching method of CPU mode register

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Memory

Special function register (SFR) area

The SFR area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for a stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is a user area for storing programs.

Interrupt vector area

The interrupt vector area contains reset and interrupt vectors.

Zero page

The 256 bytes from addresses 0000₁₆ to 00FF₁₆ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special page

The 256 bytes from addresses FF00₁₆ to FFFF₁₆ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 10 Memory map diagram

0000 ₁₆	Port P0 (P0)	0020 ₁₆	USB interrupt control register (USBICON)
0001 ₁₆	Port P0 direction register (P0D)	0021 ₁₆	USB transmit data byte number set register 0 (EP0BYTE)
0002 ₁₆	Port P1 (P1)	0022 ₁₆	USB transmit data byte number set register 1 (EP1BYTE)
0003 ₁₆	Port P1 direction register (P1D)	0023 ₁₆	USBPID control register 0 (EP0PID)
0004 ₁₆	Port P2 (P2)	0024 ₁₆	USBPID control register 1 (EP1PID)
0005 ₁₆	Port P2 direction register (P2D)	0025 ₁₆	USB address register (USBA)
0006 ₁₆	Port P3 (P3)	0026 ₁₆	USB sequence bit initialization register (INISQ1)
0007 ₁₆	Port P3 direction register (P3D)	0027 ₁₆	USB control register (USBCON)
0008 ₁₆	Port P4 (P4)	0028 ₁₆	Prescaler 12 (PRE12)
0009 ₁₆	Port P4 direction register (P4D)	0029 ₁₆	Timer 1 (T1)
000A ₁₆		002A ₁₆	Timer 2 (T2)
000B ₁₆		002B ₁₆	Timer X mode register (TM)
000C ₁₆		002C ₁₆	Prescaler X (PREX)
000D ₁₆		002D ₁₆	Timer X (TX)
000E ₁₆		002E ₁₆	Timer count source set register (TCSS)
000F ₁₆		002F ₁₆	
0010 ₁₆		0030 ₁₆	Serial I/O2 control register (SIO2CON)
0011 ₁₆		0031 ₁₆	Serial I/O2 register (SIO2)
0012 ₁₆		0032 ₁₆	
0013 ₁₆		0033 ₁₆	
0014 ₁₆		0034 ₁₆	A-D control register (ADCON)
0015 ₁₆		0035 ₁₆	A-D conversion register (low-order) (ADL)
0016 ₁₆	Pull-up control register (PULL)	0036 ₁₆	A-D conversion register (high-order) (ADH)
0017 ₁₆	Port P1P3 control register (P1P3C)	0037 ₁₆	
0018 ₁₆	Transmit/Receive buffer register (TB/RB)	0038 ₁₆	MISRG
0019 ₁₆	USB status register (USBSTS)/UART status register (UARTSTS)	0039 ₁₆	Watchdog timer control register (WDTCN)
001A ₁₆	Serial I/O1 control register (SIO1CON)	003A ₁₆	Interrupt edge selection register (INTEDGE)
001B ₁₆	UART control register (UARTCON)	003B ₁₆	CPU mode register (CPUM)
001C ₁₆	Baud rate generator (BRG)	003C ₁₆	Interrupt request register 1 (IREQ1)
001D ₁₆	USB data toggle synchronization register (TRSYNC)	003D ₁₆	
001E ₁₆	USB interrupt source discrimination register 1 (USBIR1)	003E ₁₆	Interrupt control register 1 (ICON1)
001F ₁₆	USB interrupt source discrimination register 2 (USBIR2)	003F ₁₆	

Fig. 11 Memory map of special function register (SFR)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

I/O Ports

[Direction registers] PiD

The I/O ports have direction registers which determine the input/output direction of each pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input or output.

When "1" is set to the bit corresponding to a pin, this pin becomes an output port. When "0" is set to the bit, the pin becomes an input port. When data is read from a pin set to output, not the value of the pin itself but the value of port latch is read. Pins set to input are floating, and permit reading pin values.

If a pin set to input is written to, only the port latch is written to and the pin remains floating.

[Pull-up control] PULL

By setting the pull-up control register (address 0016₁₆), ports P0 and P3 can exert pull-up control by program. However, pins set to output are disconnected from this control and cannot exert pull-up control.

[Port P1P3 control] P1P3C

By setting the port P1P3 control register (address 0017₁₆), a CMOS input level or a TTL input level can be selected for ports P10, P12, P13, P36 and P37 by program.

Then, as for the 36-pin version, set "1" to each bit 6 of the port P3 direction register and port P3 register.

As for the 32-pin version, set "1" to respective bits 5, 6, 7 of the port P3 direction register and port P3 register.




Fig. 12 Structure of pull-up control register




Fig. 13 Structure of port P1P3 control register

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Table 3 I/O port function table

Pin	Name	Input/output	I/O format	Non-port function	Related SFRs	Diagram No.
P00–P07	I/O port P0	I/O individual bits	•CMOS compatible input level •CMOS 3-state output	Key input interrupt	Pull-up control register	(1)
P10/RxD/D- P11/TxD/D+	I/O port P1		•USB input/output level when selecting USB function	Serial I/O1 function input/output	Serial I/O1 control register	(2) (3)
P12/SCLK P13/S _{DATA}			•CMOS compatible input level •CMOS 3-state output (Note)	Serial I/O2 function input/output	Serial I/O2 control register	(4) (5)
P14/CNTR ₀ P15, P16				Timer X function input/output	Timer X mode register	(6) (10)
P20/AN ₀ – P27/AN ₇				A-D conversion input	A-D control register	(7)
P30–P35			I/O port P3			
P36/INT ₁ P37/INT ₀	External interrupt input			Interrupt edge selection register	(9)	
P40, P41	I/O port P4					(10)

Note: Port P10, P12, P13, P36, P37 is CMOS/TTL level.




Fig. 14 Block diagram of ports (1)




Fig. 15 Block diagram of ports (2)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Interrupts

Interrupts occur by 14 different sources : 4 external sources, 9 internal sources and 1 software source.

Interrupt control

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit, and they are controlled by the interrupt disable flag. When the interrupt enable bit and the interrupt request bit are set to "1" and the interrupt disable flag is set to "0", an interrupt is accepted.

The interrupt request bit can be cleared by program but not be set. The interrupt enable bit can be set and cleared by program.

It becomes usable by switching CNTR₀ and A-D interrupt sources with bit 7 of the interrupt edge selection register, timer 2 and serial I/O2 interrupt sources with bit 6, timer X and key-on wake-up interrupt sources with bit 5, and serial I/O transmit and INT₁ interrupt sources with bit 4.

The reset and BRK instruction interrupt can never be disabled with any flag or bit. All interrupts except these are disabled when the interrupt disable flag is set.

When several interrupts occur at the same time, the interrupts are received according to priority.

Interrupt operation

Upon acceptance of an interrupt the following operations are automatically performed:

1. The processing being executed is stopped.
2. The contents of the program counter and processor status register are automatically pushed onto the stack.
3. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
4. Concurrently with the push operation, the interrupt destination address is read from the vector table into the program counter.

Notes on use

When the active edge of an external interrupt (INT₀, INT₁, CNTR₀) is set, the interrupt request bit may be set.

Therefore, please take following sequence:

1. Disable the external interrupt which is selected.
2. Change the active edge in interrupt edge selection register. (in case of CNTR₀: Timer X mode register)
3. Clear the set interrupt request bit to "0".
4. Enable the external interrupt which is selected.

Table 6 Interrupt vector address and priority

Interrupt source	Priority	Vector addresses (Note 1)		Interrupt request generating conditions	Remarks
		High-order	Low-order		
Reset (Note 2)	1	FFFD ₁₆	FFFC ₁₆	At reset input	Non-maskable
UART receive	2	FFFB ₁₆	FFFA ₁₆	At completion of UART data receive	Valid in UART mode
USB IN token				At detection of IN token	Valid in USB mode
UART transmit	3	FFF9 ₁₆	FFF8 ₁₆	At completion of UART transmit shift or when transmit buffer is empty	Valid in UART mode
USB SETUP/OUT token				At detection of SETUP/OUT token or	Valid in USB mode
Reset/Suspend/Resume				At detection of Reset/ Suspend/ Resume	
INT ₁	4	FFF7 ₁₆	FFF6 ₁₆	At detection of either rising or falling edge of INT ₁ input	External interrupt (active edge selectable)
INT ₀				At detection of either rising or falling edge of INT ₀ input	External interrupt (active edge selectable)
Timer X	5	FFF5 ₁₆	FFF4 ₁₆	At timer X underflow	External interrupt (valid at falling)
Key-on wake-up				At falling of conjunction of input logical level for port P0 (at input)	
Timer 1	6	FFF3 ₁₆	FFF2 ₁₆	At timer 1 underflow	STP release timer underflow
Timer 2	7	FFF1 ₁₆	FFF0 ₁₆	At timer 2 underflow	
Serial I/O2				At completion of transmit/receive shift	
CNTR ₀	8	FFEF ₁₆	FFEE ₁₆	At detection of either rising or falling edge of CNTR ₀ input	External interrupt (active edge selectable)
A-D conversion				At completion of A-D conversion	
BRK instruction	9	FFED ₁₆	FFEC ₁₆	At BRK instruction execution	Non-maskable software interrupt

Note 1: Vector addressed contain internal jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.




Fig. 16 Interrupt control




Fig. 17 Structure of Interrupt-related registers

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Key Input Interrupt (Key-On Wake-Up)

A key-on wake-up interrupt request is generated by applying "L" level to any pin of port P0 that has been set to input mode. In other words, it is generated when the AND of input level goes from "1" to "0". An example of using a key input interrupt is shown in Figure 18, where an interrupt request is generated by pressing one of the keys provided as an active-low key matrix which uses ports P00 to P03 as input ports.




Fig. 18 Connection example when using key input interrupt and port P0 block diagram

Timers

The 7534 Group has 3 timers: timer X, timer 1 and timer 2.
 The division ratio of every timer and prescaler is $1/(n+1)$ provided that the value of the timer latch or prescaler is n.
 All the timers are down count timers. When a timer reaches "0", an underflow occurs at the next count pulse, and the corresponding timer latch is reloaded into the timer. When a timer underflows, the interrupt request bit corresponding to each timer is set to "1".

●Timer 1, Timer 2

Prescaler 12 always counts $f(X_{IN})/16$. Timer 1 and timer 2 always count the prescaler output and periodically sets the interrupt request bit.

●Timer X

Timer X can be selected in one of 4 operating modes by setting the timer X mode register.

• Timer Mode

The timer counts the signal selected by the timer X count source selection bit.

• Pulse Output Mode

The timer counts the signal selected by the timer X count source selection bit, and outputs a signal whose polarity is inverted each time the timer value reaches "0", from the CNTR₀ pin.
 When the CNTR₀ active edge switch bit is "0", the output of the CNTR₀ pin is started with an "H" output.
 At "1", this output is started with an "L" output. When using a timer in this mode, set the port P14 direction register to output mode.

• Event Counter Mode

The operation in the event counter mode is the same as that in the timer mode except that the timer counts the input signal from the CNTR₀ pin.
 When the CNTR₀ active edge switch bit is "0", the timer counts the rising edge of the CNTR₀ pin. When this bit is "1", the timer counts the falling edge of the CNTR₀ pin.

• Pulse Width Measurement Mode

When the CNTR₀ active edge switch bit is "0", the timer counts the signal selected by the timer X count source selection bit while the CNTR₀ pin is "H". When this bit is "1", the timer counts the signal while the CNTR₀ pin is "L".
 In any mode, the timer count can be stopped by setting the timer X count stop bit to "1". Each time the timer overflows, the interrupt request bit is set.




Fig. 19 Structure of timer X mode register




Fig. 20 Timer count source set register

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Fig. 21 Block diagram of timer X, timer 1 and timer 2

Serial I/O

● **Serial I/O1**

• **Asynchronous serial I/O (UART) mode**

Serial I/O1 can be used as an asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation when serial I/O1 is in operation.

Eight serial data transfer formats can be selected, and the transfer formats to be used by a transmitter and a receiver must be identical.

Each of the transmit and receive shift registers has a buffer register

(the same address on memory). Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the respective buffer registers. These buffer registers can also hold the next data to be transmitted and receive 2-byte receive data in succession. By selecting "1" for continuous transmit valid bit (bit 2 of SIO1CON), continuous transmission of the same data is made possible. This can be used as a simplified PWM.





Fig. 22 Block diagram of UART serial I/O



- Notes**
- 1 : Error flag detection occurs at the same time that the RBF flag becomes "1" (at 1st stop bit, during reception).
 - 2 : The transmit interrupt (TI) can be selected to occur when either the TBE or TSC flag becomes "1", depending on the setting of the transmit interrupt source selection bit (TIC) of the serial I/O1 control register.
 - 3 : The receive interrupt (RI) is set when the RBF flag becomes "1".
 - 4 : After data is written to the transmit buffer when TSC = 1, 0.5 to 1.5 cycles of the data shift cycle is necessary until changing to TSC = 0.

Fig. 23 Operation of UART serial I/O function

[Serial I/O1 control register] SIO1CON

The serial I/O1 control register consists of eight control bits for the serial I/O1 function.

[UART control register] UARTCON

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P11/TxD pin.

[UART status register] UARTSTS

The read-only UART status register consists of seven flags (bits 0 to 6) which indicate the operating status of the UART function and various errors. This register functions as the UART status register (UARTSTS) when selecting the UART.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer, and the receive buffer full flag is set. A write to the UART status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O1 mode selection bits MOD1 and MOD0 (bit 7 and 6 of the Serial I/O1 control register) also clears all the status flags, including the error flags.

All bits of the serial I/O1 status register are initialized to "8116" at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to "1", the continuous transmit valid bit (bit 2) becomes "1".

[Transmit/Receive buffer register] TB/RB

The transmit buffer and the receive buffer are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7-bit, the MSB of data stored in the receive buffer is "0".

[Baud Rate Generator] BRG

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by $1/(n + 1)$, where n is the value written to the baud rate generator.




Fig. 24 Continuous transmission operation of UART serial I/O

• **Universal serial bus (USB) mode**

By setting bits 7 and 6 of the serial I/O1 control register (address 001A16) to "11", the USB mode is selected.

This mode conforms to "Low Speed device" of USB Specification 1.1. In this mode serial I/O1 interrupt have 5 sources; USB in and out token receive, USB reset, suspend, and resume. The USB

status/UART status register functions as the USB status register (USBSTS). There is the USBVREFOUT pin for the USB reference voltage output, and a D-line with 1.5 kΩ external resistor can be pull up. USB mode block and USB transceiver block show in figures 25 and 26.




Fig. 25 USB mode block diagram




Fig. 26 USB transceiver block diagram

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Fig. 27 Structure of serial I/O-related registers (1)




Fig. 28 Structure of serial I/O1-related registers (2)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Fig. 29 Structure of serial I/O1-related registers (3)




Fig. 30 Structure of serial I/O1-related registers (4)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Fig. 31 Structure of serial I/O1-related registers (5)

Note on using USB mode

Handling of SE0 signal in program (at receiving)

7534 group has the border line to detect as USB RESET or EOP (End of Packet) on the width of SE0 (Single Ended 0).

A response apposite to a state of the device is expected.

The name of the following short words which is used in table 5 shows as follow.

- TKNE: Token interrupt enable (bit 6 of address 20₁₆)
- RSME: Resume interrupt enable (bit 5 of address 20₁₆)
- RSTE: USB reset interrupt enable (bit 4 of address 20₁₆)
- Spec: A response of the device requested by USB Specification 1.1
- SIE: Hardware operation in 7534 group
- F/W: Recommendation process in the program
- FEOPE: False EOP error flag (bit 2 of address 19₁₆)
- RxPID: Token interrupt flag (bit 7 of address 1F₁₆)

Table 5 Relation of the width of SE0 and the state of the device

Width of SE0	State of device					
	Idle state TKNE = X RSME = 0 RSTE = 1	End of Token in transaction TKNE = 1 RSME = 0 RSTE = 1	End of data or handshake in transaction TKNE = 0 RSME = 0 RSTE = 0 or 1	Suspend state TKNE = 0 RSME = 1 RSTE = 0		
0 μ sec. 0.5 μ sec.	Spec	Ignore	Ignore	Ignore	Spec	Reset or resume
	SIE	Keep counting suspend timer	Not detected as EOP (in case of no detection EOP, SIE returns idle state as time out. FEOPE flag is set.)	Not detected as EOP (in case of no detection EOP, SIE returns idle state as timeup. FEOPE flag is set.)		
	F/W	Not acknowledge	Not acknowledge	Wait for the next EOP flag		
0.5 μ sec. 2.5 μ sec.	Spec	Keep alive	EOP	EOP	SIE	Reset interrupt request
	SIE	Initialize suspend timer count value	Token interrupt request	Set EOP flag		
2.5 μ sec. 2.67 μ sec.	F/W	Not acknowledge	Token interrupt processing execute	After checking the set of EOP flag, go to the next processing	F/W	Reset interrupt processing Resume interrupt processing
	Spec	Keep alive or Reset	EOP or Reset	EOP or Reset		
2.5 μ sec. 2.67 μ sec.	SIE	may determine as keep alive and Reset interrupt	may determine as EOP and Reset interrupt	may determine as EOP and Reset interrupt	F/W	Reset interrupt processing Resume interrupt processing
	F/W	Keep alive in case of no interrupt request Reset processing in case of interrupt request	RxPID = 1> Token interrupt processing RxPID = 0> Reset interrupt processing	Continue the processing in case of no interrupt request Reset processing in case of interrupt request		
2.67 μ sec.	Spec	Reset	Reset	Reset	F/W	Reset interrupt processing Resume interrupt processing
	SIE	Reset interrupt request	Reset interrupt request	Reset interrupt request		
	F/W	Reset processing	Reset processing	Reset processing		

- Function of USBPID control register 0 (address 0023₁₆)

Bit 4 (STALL handshake control for OUT token) of this register is forcibly set by SIE under the special condition shown below.

Set condition; when PID of data packet = DATA0 (incorrect PID) in the status stage of the control read transfer.

- SYNC field at reception

Normally, the SYNC field consists of "KJKJKJK" (8 bits). However, as for SIE of the 7534 Group, when the low-order 6 bits are "KJKJKK", it is determined as SYNC.

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

● **Serial I/O2**

The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O2 the transmitter and the receiver must use the same clock. When the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

[Serial I/O2 control register] **SIO2CON**

The serial I/O2 control register contains 8 bits which control various serial I/O functions.

- For receiving, set "0" to bit 3.
- When receiving, bit 7 is cleared by writing dummy data to serial I/O2 register after shift is completed.
- Bit 7 is set earlier a half cycle of shift clock than completion of shift operation. Accordingly, when checking shift completion by using this bit, the setting is as follows:
 - (1) check that this bit is set to "1",
 - (2) wait a half cycle of shift clock,
 - (3) read/write to serial I/O2 register.




Fig. 32 Structure of serial I/O2 control registers




Fig. 33 Block diagram of serial I/O2

Serial I/O2 operation

By writing to the serial I/O2 register(address 0031₁₆) the serial I/O2 counter is set to "7".

After writing, the SDATA pin outputs data every time the transfer clock shifts from a high to a low level. And, as the transfer clock shifts from a low to a high, the SDATA pin reads data, and at the same time the contents of the serial I/O2 register are shifted by 1 bit.

When the internal clock is selected as the transfer clock source, the following operations execute as the transfer clock counts up to 8.

- Serial I/O2 counter is cleared to "0".
- Transfer clock stops at an "H" level.
- Interrupt request bit is set.
- Shift completion flag is set.

Also, the SDATA pin is in a high impedance state after the data transfer is complete. Refer to Figure 34.

When the external clock is selected as the transfer clock source, the interrupt request bit is set as the transfer clock counts up to 8, but external control of the clock is required since it does not stop. Notice that the SDATA pin is not in a high impedance state on the completion of data transfer.




Fig. 34 Serial I/O2 timing (LSB first)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

A-D Converter

The functional blocks of the A-D converter are described below.

[A-D conversion register] AD

The A-D conversion register is a read-only register that stores the result of A-D conversion. Do not read out this register during an A-D conversion.

[A-D control register] ADCON

The A-D control register controls the A-D converter. Bit 2 to 0 are analog input pin selection bits. Bit 4 is the AD conversion completion bit. The value of this bit remains at "0" during A-D conversion, and changes to "1" at completion of A-D conversion. A-D conversion is started by setting this bit to "0".

[Comparison voltage generator]

The comparison voltage generator divides the voltage between VSS and VREF by 1024 by a resistor ladder, and outputs the divided voltages. Since the generator is disconnected from VREF pin and VSS pin, current is not flowing into the resistor ladder.

[Channel Selector]

The channel selector selects one of ports P27/AN7 to P20/AN0, and inputs the voltage to the comparator.

[Comparator and control circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores its result into the A-D conversion register. When A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1". Because the comparator is constructed linked to a capacitor, set f(XIN) to 500 kHz or more during A-D conversion.




Fig. 35 Structure of A-D control register




Fig. 36 Structure of A-D conversion register




Fig. 37 Block diagram of A-D converter

Watchdog Timer

The watchdog timer gives a means for returning to a reset status when the program fails to run on its normal loop due to a runaway. The watchdog timer consists of an 8-bit watchdog timer H and an 8-bit watchdog timer L, being a 16-bit counter.

Standard operation of watchdog timer

The watchdog timer stops when the watchdog timer control register (address 0039₁₆) is not set after reset. Writing an optional value to the watchdog timer control register (address 0039₁₆) causes the watchdog timer to start to count down. When the watchdog timer H underflows, an internal reset occurs. Accordingly, it is programmed that the watchdog timer control register (address 0039₁₆) can be set before an underflow occurs.

When the watchdog timer control register (address 0039₁₆) is read, the values of the high-order 6-bit of the watchdog timer H, STP instruction disable bit and watchdog timer H count source selection bit are read.

Initial value of watchdog timer

By a reset or writing to the watchdog timer control register (address 0039₁₆), the watchdog timer H is set to "FF₁₆" and the watchdog timer L is set to "FF₁₆".

Operation of watchdog timer H count source selection bit

A watchdog timer H count source can be selected by bit 7 of the watchdog timer control register (address 0039₁₆). When this bit is "0", the count source becomes a watchdog timer L underflow signal. The detection time is 174.763 ms at f(X_{IN})=6 MHz. When this bit is "1", the count source becomes f(X_{IN})/16. In this case, the detection time is 683 μs at f(X_{IN})=6 MHz. This bit is cleared to "0" after reset.

Operation of STP instruction disable bit

When the watchdog timer is in operation, the STP instruction can be disabled by bit 6 of the watchdog timer control register (address 0039₁₆).

When this bit is "0", the STP instruction is enabled. When this bit is "1", the STP instruction is disabled, and an internal reset occurs if the STP instruction is executed. Once this bit is set to "1", it cannot be changed to "0" by program. This bit is cleared to "0" after reset.




Fig. 38 Block diagram of watchdog timer




Fig. 39 Structure of watchdog timer control register

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Reset Circuit

The microcomputer is put into a reset status by holding the $\overline{\text{RESET}}$ pin at the "L" level for 15 μs or more when the power source voltage is 4.1 to 5.5 V and X_{IN} is in stable oscillation.

After that, this reset status is released by returning the $\overline{\text{RESET}}$ pin to the "H" level. The program starts from the address having the contents of address FFFD_{16} as high-order address and the contents of address FFFC_{16} as low-order address.

Note that the reset input voltage should be 0.82 V or less when the power source voltage passes 4.1 V.




Fig. 40 Example of reset circuit




Fig. 41 Timing diagram at reset

	Address	Register contents
(1) Port P0 direction register	0001 ₁₆	00 ₁₆
(2) Port P1 direction register	0003 ₁₆	X 0 0 0 0 0 0 0 0
(3) Port P2 direction register	0005 ₁₆	00 ₁₆
(4) Port P3 direction register	0007 ₁₆	00 ₁₆
(5) Port P4 direction register	0009 ₁₆	X X X X X X 0 0
(6) Pull-up control register	0016 ₁₆	FF ₁₆
(7) USB/UART status register	0019 ₁₆	1 0 0 0 0 0 0 0 1
(8) Serial I/O1 control register	001A ₁₆	02 ₁₆
(9) UART control register	001B ₁₆	1 1 1 0 0 0 0 0
(10) USB data toggle synchronization register	001D ₁₆	0 1 1 1 1 1 1 1
(11) USB interrupt source discrimination register 1	001E ₁₆	0 1 1 1 1 1 1 1
(12) USB interrupt source discrimination register 2	001F ₁₆	0 1 1 1 0 0 1 1
(13) USB interrupt control register	0020 ₁₆	0 0 0 0 0 0 1 1 1
(14) USB transmit data byte number set register 0	0021 ₁₆	00 ₁₆
(15) USB transmit data byte number set register 1	0022 ₁₆	00 ₁₆
(16) USBPID control register 0	0023 ₁₆	0 0 0 0 0 0 1 1 1
(17) USBPID control register 1	0024 ₁₆	0 0 1 1 1 1 1 1 1
(18) USB address register	0025 ₁₆	1 0 0 0 0 0 0 0 0
(19) USB sequence bit initialization register	0026 ₁₆	1 1 1 1 1 1 1 1 1
(20) USB control register	0027 ₁₆	0 0 1 1 1 1 1 1 1
(21) Prescaler 12	0028 ₁₆	FF ₁₆
(22) Timer 1	0029 ₁₆	01 ₁₆
(23) Timer 2	002A ₁₆	00 ₁₆
(24) Timer X mode register	002B ₁₆	00 ₁₆
(25) Prescaler X	002C ₁₆	FF ₁₆
(26) Timer X	002D ₁₆	FF ₁₆
(27) Timer count source set register	002E ₁₆	00 ₁₆
(28) Serial I/O2 control register	0030 ₁₆	00 ₁₆
(29) A-D control register	0034 ₁₆	10 ₁₆
(30) MISRG	0038 ₁₆	00 ₁₆
(31) Watchdog timer control register	0039 ₁₆	0 0 1 1 1 1 1 1 1
(32) Interrupt edge selection register	003A ₁₆	00 ₁₆
(33) CPU mode register	003B ₁₆	1 0 0 0 0 0 0 0 0
(34) Interrupt request register 1	003C ₁₆	00 ₁₆
(35) Interrupt control register 1	003E ₁₆	00 ₁₆
(36) Processor status register	(PS)	X X X X X 1 X X
(37) Program counter	(PCH)	Contents of address FFFD ₁₆
	(PCL)	Contents of address FFFC ₁₆

Note X : Undefined

Fig. 42 Internal status of microcomputer at reset

Clock Generating Circuit

An oscillation circuit can be formed by connecting a resonator between XIN and XOUT.

Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip.

● Oscillation control

• Stop mode

When the STP instruction is executed, the internal clock ϕ stops at an "H" level and the XIN oscillator stops. At this time, timer 1 is set to "0116" and prescaler 12 is set to "FF16" when the oscillation stabilization time set bit after release of the STP instruction is "0". On the other hand, timer 1 and prescaler 12 are not set when the above bit is "1". Accordingly, set the wait time fit for the oscillation stabilization time of the oscillator to be used.

$f(XIN)/16$ is forcibly connected to the input of prescaler 12.

When an external interrupt is accepted, oscillation is restarted but the internal clock ϕ remains at "H" until timer 1 underflows. As soon as timer 1 underflows, the internal clock ϕ is supplied. This is because when a ceramic oscillator is used, some time is required until a start of oscillation.

In case oscillation is restarted by reset, no wait time is generated. So apply an "L" level to the RESET pin while oscillation becomes stable.

• Wait mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level, but the oscillator does not stop. The internal clock restarts if a reset occurs or when an interrupt is received.

Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to "1" before the STP or WIT instruction is executed.

When the STP status is released, prescaler 12 and timer 1 will start counting clock which is XIN divided by 16, so set the timer 1 interrupt enable bit to "0" before the STP instruction is executed.

Note

For use with the oscillation stabilization set bit after release of the STP instruction set to "1", set values in timer 1 and prescaler 12 after fully appreciating the oscillation stabilization time of the oscillator to be used.

• Clock mode

Operation is started by a built-in ring oscillator after releasing reset. A division ratio (1/1, 1/2, 1/8) is selected by setting bits 7 and 6 of the CPU mode register after releasing it.




Fig. 43 External circuit of ceramic resonator




Fig. 44 External clock input circuit




Fig. 45 Structure of MISRG

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Fig. 46 Block diagram of system clock generating circuit (for ceramic resonator)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

NOTES ON PROGRAMMING

Processor Status Register

The contents of the processor status register (PS) after reset are undefined except for the interrupt disable flag I which is "1". After reset, initialize flags which affect program execution. In particular, it is essential to initialize the T flag and the D flag because of their effect on calculations.

Interrupts

The contents of the interrupt request bit do not change even if the BBC or BBS instruction is executed immediately after they are changed by program because this instruction is executed for the previous contents. For executing the instruction for the changed contents, execute one instruction before executing the BBC or BBS instruction.

Decimal Calculations

- For calculations in decimal notation, set the decimal mode flag D to "1", then execute the ADC instruction or SBC instruction. In this case, execute SEC instruction, CLC instruction or CLD instruction after executing one instruction before the ADC instruction or SBC instruction.
- In the decimal mode, the values of the N (negative), V (overflow) and Z (zero) flags are invalid.

Timers

- When n (0 to 255) is written to a timer latch, the frequency division ratio is $1/(n+1)$.
- When a count source of timer X is switched, stop a count of timer X.

Ports

- The values of the port direction registers cannot be read. That is, it is impossible to use the LDA instruction, memory operation instruction when the T flag is "1", addressing mode using direction register values as qualifiers, and bit test instructions such as BBC and BBS. It is also impossible to use bit operation instructions such as CLB and SEB and read/modify/write instructions of direction registers for calculations such as ROR. For setting direction registers, use the LDM instruction, STA instruction, etc.
- As for the 36-pin version, set "1" to each bit 6 of the port P3 direction register and the port P3 register.
- As for the 32-pin version, set "1" to respective bits 5, 6, 7 of the port P3 direction register and port P3 register.

A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Make sure that $f(X_{IN})$ is 500kHz or more during A-D conversion.

Do not execute the STP instruction during A-D conversion.

Instruction Execution Timing

The instruction execution time can be obtained by multiplying the frequency of the internal clock ϕ by the number of cycles mentioned in the machine-language instruction table.

The frequency of the internal clock f is the same as that of the XIN in double-speed mode, twice the XIN cycle in high-speed mode and 8 times the X_{IN} cycle in middle-speed mode.

NOTES ON USE

Handling of Power Source Pin

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (Vcc pin) and GND pin (Vss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of 0.1 μ F is recommended.

Handling of USBVREFOUT Pin

In order to prevent the instability of the USBVREFOUT output due to external noise, connect a capacitor as bypass capacitor between USBVREFOUT pin and GND pin (Vss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor, a ceramic or electrolytic capacitor of 0.1 μ F is recommended.

One Time PROM Version

The CNVss pin is connected to the internal memory circuit block by a low-ohmic resistance, since it has the multiplexed function to be a programmable power source pin (VPP pin) as well.

To improve the noise reduction, connect a track between CNVss pin and Vss pin with 1 to 10 k Ω resistance.

The mask ROM version track of CNVss pin has no operational interference even if it is connected via a resistor.

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mask Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 6 Special programming adapter

Package	Name of Programming Adapter
36P2R-A	PCA7435FP
42P4B	PCA7435SP

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 47 is recommended to verify programming.




Fig. 47 Programming and testing of One Time PROM version

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Table 7 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Power source voltage	All voltages are based on V _{SS} . Output transistors are cut off.	-0.3 to 7.0	V
V _I	Input voltage P00-P07, P10-P16, P20-P27, P30-P37, VREF, P40, P41		-0.3 to V _{CC} + 0.3	V
V _I	Input voltage $\overline{\text{RESET}}$, X _{IN}		-0.3 to V _{CC} + 0.3	V
V _I	Input voltage CNV _{SS} (Note 1)		-0.3 to 13	V
V _O	Output voltage P00-P07, P10-P16, P20-P27, P30-P37, X _{OUT} , USBVREF _{OUT} , P40, P41		-0.3 to V _{CC} + 0.3	V
P _d	Power dissipation (Note 2)	T _a = 25°C	1000 (Note 3)	mW
T _{opr}	Operating temperature		-20 to 85	°C
T _{stg}	Storage temperature		-40 to 125	°C

- Notes** 1: It is a rating only for the One Time PROM version. Connect to V_{SS} for mask ROM version.
 2: The rating value depends on packages.
 3: The value of the 36-pin version is 300 mW.
 The value of the 32-pin version is 200 mW.

Recommended Operating Conditions

Table 8 Recommended operating conditions
 (VCC = 4.1 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
VCC	Power source voltage	f(XIN) = 6 MHz	4.1	5.0	5.5	V
VSS	Power source voltage			0		V
VREF	Analog reference voltage		2.0		Vcc	V
VIH	"H" input voltage	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41	0.8 Vcc		Vcc	V
VIH	"H" input voltage (TTL input level selected)	P10, P12, P13, P36, P37	2.0		Vcc	V
VIH	"H" input voltage	RESET, XIN	0.8 Vcc		Vcc	V
VIH	"H" input voltage	D+, D-	2.0		3.6	V
VIL	"L" input voltage	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41	0		0.3 Vcc	V
VIL	"L" input voltage (TTL input level selected)	P10, P12, P13, P36, P37	0		0.8	V
VIL	"L" input voltage	RESET, CNVss	0		0.2 Vcc	V
VIL	"L" input voltage	D+, D-	0		0.8	V
VIL	"L" input voltage	XIN	0		0.16Vcc	V
ΣIOH(peak)	"H" total peak output current (Note 1)	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41			-80	mA
ΣIOL(peak)	"L" total peak output current (Note 1)	P00-P07, P10-P16, P20-P27, P37, P40, P41			80	mA
ΣIOL(peak)	"L" total peak output current (Note 1)	P30-P36			60	mA
ΣIOH(avg)	"H" total average output current (Note 1)	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41			-40	mA
ΣIOL(avg)	"L" total average output current (Note 1)	P00-P07, P10-P16, P20-P27, P37, P40, P41			40	mA
ΣIOL(avg)	"L" total average output current (Note 1)	P30-P36			30	mA
IOH(peak)	"H" peak output current (Note 2)	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41			-10	mA
IOL(peak)	"L" peak output current (Note 2)	P00-P07, P10-P16, P20-P27, P37, P40, P41			10	mA
IOL(peak)	"L" peak output current (Note 2)	P30-P36			30	mA
IOH(avg)	"H" average output current (Note 3)	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41			-5	mA
IOL(avg)	"L" average output current (Note 3)	P00-P07, P10-P16, P20-P27, P37, P40, P41			5	mA
IOL(avg)	"L" average output current (Note 3)	P30-P36			15	mA
f(XIN)	Oscillation frequency (Note 4) at ceramic oscillation or external clock input	Vcc = 4.1 to 5.5 V Double-speed mode			6	MHz

Note 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

2: The peak output current is the peak current flowing in each port.

3: The average output current IOL (avg), IOH (avg) in an average value measured over 100 ms.

4: When the oscillation frequency has a duty cycle of 50 %.

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Electrical Characteristics

Table 9 Electrical characteristics (1) (Vcc = 4.1 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VOH	"H" output voltage P00-P07, P10-P16, P20-P27, P30-P37, P40, P41 (Note 1)	IOH = -5 mA VCC = 4.1 to 5.5 V	VCC-1.5			V
		IOH = -1.0 mA VCC = 4.1 to 5.5 V	VCC-1.0			V
VOH	"H" output voltage D+, D-	VCC = 4.4 to 5.25 V Pull-down through 15kΩ ±5 % for D+, D- Pull-up through 1.5kΩ ±5 % by USBVREFOUT for D- (Ta = 0 to 70 °C)	2.8		3.6	V
VOL	"L" output voltage P00-P07, P10-P16, P20-P27, P37, P40, P41	IOL = 5 mA VCC = 4.1 to 5.5 V			1.5	V
		IOL = 1.5 mA VCC = 4.1 to 5.5 V			0.3	V
VOL	"L" output voltage D+, D-	VCC = 4.4 to 5.25 V Pull-down through 15kΩ ±5 % for D+, D- Pull-up through 1.5kΩ ±5 % by USBVREFOUT for D-(Ta = 0 to 70 °C)			0.3	V
VOL	"L" output voltage P30-P36	IOL = 15 mA VCC = 4.1 to 5.5 V			2.0	V
		IOL = 1.5 mA VCC = 4.1 to 5.5 V			0.3	V
VT+~VT-	Hysteresis D+, D-			0.15		V
VT+~VT-	Hysteresis CNTR0, INT0, INT1 (Note 2), P00-P07(Note 3)			0.4		V
VT+~VT-	Hysteresis RXD, SCLK, SDATA (Note 2)			0.5		V
VT+~VT-	Hysteresis RESET			0.5		V
IiH	"H" input current P00-P07, P10-P16, P20-P27, P30-P37, P40, P41	Vi = VCC (Pin floating. Pull-up transistors "off")			5.0	μA
IiH	"H" input current RESET	Vi = VCC			5.0	μA
IiH	"H" input current XIN	Vi = VCC		4		μA
IiL	"L" input current P00-P07, P10-P16, P20-P27, P30-P37, P40, P41	Vi = VSS (Pin floating. Pull-up transistors "off")			-5.0	μA
IiL	"L" input current RESET, CNVSS	Vi = VSS			-5.0	μA
IiL	"L" input current XIN	Vi = VSS		-4		μA
IiL	"L" input current P00-P07, P30-P37	Vi = VSS (Pull-up transistors "on")		-0.2	-0.5	mA
VRAM	RAM hold voltage	When clock stopped	2.0		5.5	V

Note 1: P11 is measured when the P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".
2: RXD, SCLK, SDATA, INT0 and INT1 have hystereses only when bits 0, 1 and 2 of the port P1P3 control register are set to "0" (CMOS level).
3: It is available only when operating key-on wake-up.

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Table 10 Electrical characteristics (2)
 (VCC = 4.1 to 5.5 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
ICC	Power source current	Double-speed mode, f(XIN) = 6 MHz, Output transistors "off"		6	10	mA	
		f(XIN) = 6 MHz, (in WIT state) Output transistors "off"		1.6	3.2	mA	
		Increment when A-D conversion is executed f(XIN) = 6 MHz, VCC = 5 V		0.8		mA	
		All oscillation stopped (in STP state) Output transistors "off"	Ta = 25 °C		0.1	1.0	μA
			Ta = 85 °C			10	μA
VCC = 4.4 V to 5.25 V Oscillation stopped in USB mode USB (SUSPEND), (pull-up resistor output included) (Fig. 48)	Ta = 0 to 70 °C			300	μA		

A-D Converter Characteristics

Table 11 A-D Converter characteristics (1) (VCC = 4.1 to 5.5 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution				10	Bits
—	Linearity error	VCC = 4.1 to 5.5 V Ta = 25 °C			±3	LSB
—	Differential nonlinear error	VCC = 4.1 to 5.5 V Ta = 25 °C			±0.9	LSB
VOT	Zero transition voltage	VCC = VREF = 5.12 V	0	5	20	mV
VFST	Full scale transition voltage	VCC = VREF = 5.12 V	5105	5115	5125	mV
tCONV	Conversion time				122	tc(XIN)
RLADDER	Ladder resistor			55		kΩ
IVREF	Reference power source input current	VREF = 5.0 V	50	150	200	μA
		VREF = 3.0 V	30	70	120	
II(AD)	A-D port input current				5.0	μA




Fig. 48 Power source current measurement circuit in USB mode at oscillation stop

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Timing Requirements

Table 12 Timing requirements (Vcc = 4.1 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
t _w (RESET)	Reset input "L" pulse width	15			μs
t _c (XIN)	External clock input cycle time	166			ns
t _{WH} (XIN)	External clock input "H" pulse width	70			ns
t _{WL} (XIN)	External clock input "L" pulse width	70			ns
t _c (CNTR)	CNTR ₀ input cycle time	200			ns
t _{WH} (CNTR)	CNTR ₀ , INT ₀ , INT ₁ input "H" pulse width	80			ns
t _{WL} (CNTR)	CNTR ₀ , INT ₀ , INT ₁ input "L" pulse width	80			ns
t _c (SCLK)	Serial I/O2 clock input cycle time	1000			ns
t _{WH} (SCLK)	Serial I/O2 clock input "H" pulse width	400			ns
t _{WL} (SCLK)	Serial I/O2 clock input "L" pulse width	400			ns
t _{su} (SDATA-SCLK)	Serial I/O2 input set up time	200			ns
t _h (SCLK-SDATA)	Serial I/O2 input hold time	200			ns

Switching Characteristics

Table 13 Switching characteristics (Vcc = 4.1 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
t _{WH} (SCLK)	Serial I/O2 clock output "H" pulse width	t _c (SCLK)/2-30			ns
t _{WL} (SCLK)	Serial I/O2 clock output "L" pulse width	t _c (SCLK)/2-30			ns
t _d (SCLK-SDATA)	Serial I/O2 output delay time			140	ns
t _v (SCLK-SDATA)	Serial I/O2 output valid time	0			ns
t _r (SCLK)	Serial I/O2 clock output rising time			30	ns
t _f (SCLK)	Serial I/O2 clock output falling time			30	ns
t _r (CMOS)	CMOS output rising time (Note)		10	30	ns
t _f (CMOS)	CMOS output falling time (Note)		10	30	ns
t _r (D+), t _r (D-)	USB output rising time, CL = 200 to 450 pF, Ta = 0 to 70 °C, Vcc = 4.4 to 5.25 V	75	150	300	ns
t _f (D+), t _f (D-)	USB output falling time, CL = 200 to 450 pF, Ta = 0 to 70 °C, Vcc = 4.4 to 5.25 V	75	150	300	ns

Notes: XOUT pin is excluded.




Fig. 49 Output switching characteristics measurement circuit

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Fig. 50 Timing chart

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Description of improved USB function for 7534 Group

Table 14 Description of improved USB function for 7534 Group

No.	Parameter	7532 Group	7534 Group
1	Response at Control transfer	Not deal with the host which performs the Control transfer in parallel to plural device.	Connectable to the host which performs the Control transfer in parallel to plural device.
2	D+/D- transceiver circuit	USB function can be used only at the condition of $C_L = 150 \text{ pF}$ to 350 pF .	Deal with the the following USB Specification Rev. 1.1. $C_L = 200 \text{ pF}$ to 450 pF , Trise and Tfall: 75 ns to 300 ns , Tr/Tf: 80% to 125% , Cross over Voltage: 1.3 V to 2.0 V .
3	Power dissipation at Suspend	Rating is Max. $300 \mu\text{A}$ not including the output current of USBVREFOUT.	Rating is Max. $300 \mu\text{A}$ including the output current of USBVREFOUT, by low-power dissipation of D+/D- input circuit and 3.3 V -regulator.
4	STALL in Status stage	ACK is returned once to OUT (DATA0) to be valid in Status stage.	STALL is set automatically by hardware when OUT (DATA0) is received in Status stage.
5	6-bit decode of SYNC field	SYNC is detected only when 8-bit full code (8016) is complete.	SYNC is detected only the low-order 6 bits even if the high-order 2 bits are corrupted.

Differences among 32-pin, 36-pin and 42-pin

The 7534 Group has three package types, and each of the number of I/O ports are different. Accordingly, when the pins which have the function except a port function are eliminated, be careful that the functions are also eliminated.

Table 15 Differences among 32-pin, 36-pin and 42-pin

I/O port	42-pin SDIP	36-pin SSOP	32-pin LQFP
Port P1	P10–P16 (7-bit structure)	P10–P14 (5-bit structure)	P10–P14 (5-bit structure)
Port P2	P20–P27 (8-bit structure) (A-D converter 8-channel)	P20–P27 (8-bit structure) (A-D converter 8-channel)	P20–P25 (6-bit structure) (A-D converter 6-channel)
Port P3	P30–P37 (8-bit structure) (INT0, INT1 available)	P30–P35, P37 (7-bit structure) (INT0 available)	P30–P34 (5-bit structure) (INT function not available)
Port P4	P40, P41 (2-bit structure)	No port	No port

Additionally, there are differences of SFR usage and functional definitions.

Table 16 Differences among 32-pin, 36-pin and 42-pin (SFR)

Register (Address)	42-pin SDIP	36-pin SSOP	32-pin LQFP
Port P1/Direction (0216/0316)	Bit 7 not available	Bits 5 to 7 not available	Bits 5 to 7 not available
Port P2/Direction (0416/0516)	All bits available	All bits available	Bits 6 and 7 not available
Port P3/Direction (0616/0716)	All bits available	Bit 6 not available	Bits 5 to 7 not available
Port P4/Direction (0816/0916)	Bits 2 to 7 not available	All bits not available	All bits not available
Pull-up control (1616)	Bit 6 definition: "P35, P36 pull-up control" Bit 7 definition: "P37 pull-up control"	Bit 6 definition: "P35 pull-up control" Bit 7 definition: "P37 pull-up control"	Bits 6 and 7 not available
Port P1P3 control (1716)	Bit 0 definition: "P37/INT0 input level selection" Bit 1 definition: "P36/INT1 input level selection"	Bit 0 definition: "P37/INT0 input level selection" Bit 1 not available	Bits 0 and 1 not available
A-DControl (3416)	Bits 0 to 2 "Input pins selected by setting these bits to 000 to 111"	Bits 0 to 2 "Input pins selected by setting these bits to 000 to 111"	Bits 0 to 2 "Input pins selected by setting these bits to 000 to 101"
Interrupt edge selection (3A16)	Bit 0 definition "INT0 interrupt edge selection" Bit 1 definition "INT1 interrupt edge selection" Bit 4 definition "Serial I/O1, INT1 interrupt selection"	Bit 0 definition "INT0 interrupt edge selection" Bits 1 and 4 not available	Bits 0, 1 and 4 not available
Interrupt request (3C16)	Bit 1 definition "UART transmission, USB (except IN), INT1" Bit 2 definition "INT0"	Bit 1 definition "UART transmission, USB (except IN)" Bit 2 definition "INT0"	Bit 1 definition "UART transmission, USB (except IN)" Bit 2 not available
Interrupt control (3E16)	Bit 1 definition "UART transmission, USB (except IN), INT1" Bit 2 definition "INT0"	Bit 1 definition "UART transmission, USB (except IN)" Bit 2 definition "INT0"	Bit 1 definition "UART transmission, USB (except IN)" Bit 2 not available

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Description supplement for use of USB function stably




Fig. 51 Handling of Vcc, USBVREFOUT pins of M37534M4-XXXXFP, M37534E8FP




Fig. 52 Handling of Vcc, USBVREFOUT pins of M37534M4-XXXGP

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Fig. 53 Handling of Vcc, USBVREFOUT pins of M37534E8SP, M37534M4-XXXSP, M37534RSS

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

PACKAGE OUTLINE






32P6U-A



Plastic 32pin 7x7mm body LQFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP32-P-0707-0.80	—	—	Cu Alloy

Scale: 4/1








Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.7
A1	0	0.1	0.2
A2	—	1.4	—
b	0.32	0.37	0.45
c	0.105	0.125	0.175
D	6.9	7.0	7.1
E	6.9	7.0	7.1
e	—	0.8	—
HD	8.8	9.0	9.2
HE	8.8	9.0	9.2
L	0.3	0.5	0.7
L1	—	1.0	—
Lp	0.45	0.6	0.75
A3	—	0.25	—
x	—	—	0.2
y	—	—	0.1
theta	0°	—	8°
b2	—	0.5	—
l2	1.0	—	—
M	—	7.4	—
ME	—	7.4	—

36P2R-A

Plastic 36pin 450mil SSOP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
SSOP36-P-450-0.80	—	0.53	Alloy 42




Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	2.4
A1	0.05	—	—
A2	—	2.0	—
b	0.35	0.4	0.5
c	0.13	0.15	0.2
D	14.8	15.0	15.2
E	8.2	8.4	8.6
e	—	0.8	—
HE	11.63	11.93	12.23
L	0.3	0.5	0.7
L1	—	1.765	—
y	—	—	0.15
theta	0°	—	10°
b2	—	0.5	—
e1	—	11.43	—
l2	1.27	—	—

42P4B

Plastic 42pin 600mil SDIP



MITSUBISHI ELECTRIC CORPORATION
 HEAD OFFICE: 2-2-3, MARUNOUCHI, CHIYODA-KU, TOKYO 100-8310, JAPAN

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss arising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (<http://www.mitsubishichips.com>).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION DESCRIPTION LIST

7534 Group DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	000118
1.1	Page 2: package type revised; 32P6B-A → 32P6U-A Page 5: package type revised; 32P6B-A → 32P6U-A Page 8 package type revised; 32P6B-A → 32P6U-A Page 34: Description revised; $\overline{\text{RESET}}$ "L" pulse width 2 μs → 15 μs Page 43: Table 11 revised; Absolute accuracy (excluding quantization error) → Linearity error Page 44: Table 12 revised; $t_w(\overline{\text{RESET}})$: 2 → 15 Page 48: Fig. 51 Description ①, ② revised Page 49: Fig. 52 Description ①, ② and package type revised; 32P6B-A → 32P6U-A Page 50: Fig. 53 Description ①, ② revised Page 51: Package outline revised; 32P6B-A → 32P6U-A	000614