

M37710EFLXXXHP

PROM VERSION of M37710MFLXXXHP

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

DESCRIPTION

The M37710EFLXXXHP is a built-in PROM single-chip 16-bit microcomputer designed with high-performance CMOS silicon gate technology. This is housed in a small 80-pin plastic molded QFP. The features of this chip are similar to those of the M37710MFLXXXHP except that this chip has a 120K-byte PROM built in.

This single-chip microcomputer has a large 16M bytes address space, three instruction queue buffers, and two data buffers for high-speed instruction execution. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. This microcomputer is suitable for communication, office, business and industrial equipment controller that require high-speed processing of large data.

Since general purpose PROM writers can be used for the built-in PROM, this chip is suitable for small quantity production runs.

FEATURES

- Number of basic instructions.....103
- Memory size PROM(one time)120K bytes
RAM.....2048 bytes
- Instruction execution time
The fastest instruction at 12MHz frequency333ns
- Single low supply voltage.....2.7~5.5V

- Low power dissipation
(At 3V supply voltage, 12MHz frequency) 18mW (Typ.)
(At 5V supply voltage, 12MHz frequency) 45mW (Typ.)
- Wide operating temperature range.....-40~85°C
- Interrupts19 types 7 levels
- Multiple function 16-bit timer5+3
(Pulse motor drive waveform can be output)
- UART (may also be synchronous)2
- 10-bit A-D converter.....8-channel inputs
- 8-bit D-A converter2-channel outputs
- 12-bit watchdog timer
- Programmable input/output
(ports P0, P1, P2, P3, P4, P5, P6, P7, P8).....68
- Small package
.....80-pin fine-pitch QFP (0.5mm lead pitch)

APPLICATION


Control devices for office equipment such as copiers, printers, typewriters, facsimiles, word processors, and personal computers

Control devices for industrial equipment such as NC, communication, portable equipment, and measuring instruments

NOTE

Refer to "Chapter 5 PRECAUTIONS" when using this microcomputer.

PIN CONFIGURATION (TOP VIEW)




Outline 80P6D-A

* : Used in the evaluation chip mode only

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXHP



et4U.com

DataSheet4U.com

DataShee

MITSUBISHI MICROCOMPUTERS
M37710EFLXXXHP

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
FUNCTIONS OF M37710EFLXXXHP

| Parameter | | Functions |
|------------------------------|-------------------------|--|
| Number of basic instructions | | 103 |
| Instruction execution time | | 333ns (the fastest instruction at external clock 12MHz frequency) |
| Memory size | PROM | 120K bytes |
| | RAM | 2048 bytes |
| Input/Output ports | P0~P2, P4~P8 | 8-bitX 8 |
| | P3 | 4-bitX 1 |
| Multi-function timers | TA0, TA1, TA2, TA3, TA4 | 16-bitX 5 |
| | TB0, TB1, TB2 | 16-bitX 3 |
| Serial I/O | | (UART or clock synchronous serial I/O)X2 |
| A-D converter | | 10-bitX 1 (8 channels) |
| D-A converter | | 8-bitX 2 |
| Watchdog timer | | 12-bitX 1 |
| Interrupts | | 3 external types, 16 internal types (Each interrupt can be set the priority levels to 0 ~ 7.) |
| Clock generating circuit | | Built-in(externally connected to a ceramic resonator or quartz crystal resonator) |
| Supply voltage | | 2.7~5.5V |
| Power dissipation | | 18mW (At 3V supply voltage, external clock 12MHz frequency) |
| | | 45mW (At 5V supply voltage, external clock 12MHz frequency) |
| Input/Output characteristic | Input/Output voltage | 5V |
| | Output current | 5 mA |
| Memory expansion | | Maximum 16M bytes |
| Operating temperature range | | -40~85°C |
| Device structure | | CMOS high-performance silicon gate process |
| Package | | 80-pin plastic molded fine-pitch QFP (80P6D-A : 0.5mm lead pitch) |

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP**PIN DESCRIPTION**

| Pin | Name | Input/Output | Functions |
|--------------------------------------|---------------------------|--------------|---|
| V _{CC} , V _{SS} | Power supply | | Supply 2.7 to 5.5V to V _{CC} and 0 V to V _{SS} . |
| CNV _{SS} | CNV _{SS} input | Input | This pin controls the processor mode. Connect to V _{SS} for single-chip mode, and to V _{CC} for external ROM types. |
| RESET | Reset input | Input | To enter the reset state, this pin must be kept at a "L" condition which should be maintained for the required time. |
| X _{IN} | Clock input | Input | These are I/O pins of internal clock generating circuit. Connect a ceramic or quartz crystal resonator between X _{IN} and X _{OUT} . When an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open. |
| X _{OUT} | Clock output | Output | |
| \bar{E} | Enable output | Output | Data or instruction read and data write are performed when output from this pin is "L". |
| BYTE | Bus width selection input | Input | In memory expansion mode or microprocessor mode, this pin determines whether the external data bus is 8-bit width or 16-bit width. The width is 16 bits when "L" signal inputs and 8 bits when "H" signal inputs. |
| AV _{CC} AV _{SS} | Analog supply input | | Power supply for the A-D converter. AV _{SS} is also used for D-A converter. Connect AV _{CC} to V _{CC} and AV _{SS} to V _{SS} externally. |
| V _{REF} | Reference voltage input | Input | This is reference voltage input pin for the A-D converter and the D-A converter. |
| P0 ₀ ~P0 ₇ | I/O port P0 | I/O | In single-chip mode, port P0 becomes an 8-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in input mode when reset. Address(A ₇ ~A ₀) is output in memory expansion mode or microprocessor mode. |
| P1 ₀ ~P1 ₇ | I/O port P1 | I/O | In single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in memory expansion mode or microprocessor mode and external data bus is 16-bit width, high-order data (D ₁₅ ~D ₈) is input or output when \bar{E} output is "L" and an address (A ₁₅ ~A ₈) is output when \bar{E} output is "H". If the BYTE pin is "H" that is an external data bus is 8-bit width, only address(A ₁₅ ~A ₈) is output. |
| P2 ₀ ~P2 ₇ | I/O port P2 | I/O | In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode low-order data(D ₇ ~D ₀) is input or output when \bar{E} output is "L" and an address(A ₂₃ ~A ₁₆) is output when \bar{E} output is "H". |
| P3 ₀ ~P3 ₃ | I/O port P3 | I/O | In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, R/W, BHE, ALE, and HLDA signals are output. |
| P4 ₀ ~P4 ₇ | I/O port P4 | I/O | In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, P4 ₀ and P4 ₁ become HOLD and RDY input pin respectively. Functions of other pins are the same as in single-chip mode. In single-chip mode or memory expansion mode, port P4 ₂ can be programmed for ϕ_1 output pin divided the clock to X _{IN} pin by 2. In microprocessor mode, P4 ₂ always has the function as ϕ_1 output pin. |
| P5 ₀ ~P5 ₇ | I/O port P5 | I/O | In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A0, timer A1, timer A2 and timer A3. P5 ₀ ~P5 ₆ also function as output pins for pulse motor drive waveform. |
| P6 ₀ ~P6 ₇ | I/O port P6 | I/O | In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A4, external interrupt input INT ₀ , INT ₁ and INT ₂ pins, and input pins for timer B0, timer B1 and timer B2. P6 ₀ also functions as an output pin for pulse motor drive waveform. |
| P7 ₀ ~P7 ₇ | I/O port P7 | I/O | In addition to having the same functions as port P0 in single-chip mode, these pins also function as analog input AN ₀ ~AN ₇ input pins. P7 ₇ also has an A-D conversion trigger input function. |
| P8 ₀ ~P8 ₇ | I/O port P8 | I/O | In addition to having the same functions as port P0 in single-chip mode, these pins also function as RxD, TxD, CLK, CTS/RTS pins for UART 0 and UART 1, and output pins for D-A converter. |

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
PIN DESCRIPTION (EPROM MODE)

| Pin | Name | Input/Output | Functions |
|-------------------------------------|--|--------------|--|
| V _{CC} , V _{SS} | Power supply | | Supply 5 V ± 10% to V _{CC} and 0 V to V _{SS} . |
| CNV _{SS} | V _{PP} input | Input | Connect to V _{PP} when programming or verifying. |
| BYTE | V _{PP} input | Input | Connect to V _{PP} when programming or verifying. |
| $\overline{\text{RESET}}$ | Reset input | Input | Connect to V _{SS} . |
| X _{IN} | Clock input | Input | Connect a ceramic resonator between X _{IN} and X _{OUT} . |
| X _{OUT} | Clock output | Output | |
| $\overline{\text{E}}$ | Enable output | Output | Keep open. |
| AV _{CC} , AV _{SS} | Analog supply input | | Connect AV _{CC} to V _{CC} and AV _{SS} to V _{SS} . |
| V _{REF} | Reference voltage input | Input | Connect to V _{SS} . |
| P0 ₀ ~P0 ₇ | Address input (A ₀ ~A ₇) | Input | Port P0 functions as the low-order 8 bits address input (A ₀ ~A ₇). |
| P1 ₀ ~P1 ₇ | Address input (A ₈ ~A ₁₅) | Input | Port P1 functions as the middle-order 8 bits address input (A ₈ ~A ₁₅). |
| P2 ₀ ~P2 ₇ | Data I/O (D ₀ ~D ₇) | I/O | Port P2 functions as the 8 bits data bus (D ₀ ~D ₇). |
| P3 ₀ | Address input (A ₁₆) | Input | P3 ₀ functions as the most significant bit of address input (A ₁₆). |
| P3 ₁ ~P3 ₃ | Input port P3 | Input | Connect to V _{SS} . |
| P4 ₀ ~P4 ₇ | Input port P4 | Input | Connect to V _{SS} . |
| P5 ₀ ~P5 ₇ | Control signal input | Input | P5 ₀ , P5 ₁ and P5 ₂ functions as $\overline{\text{PGM}}$, $\overline{\text{OE}}$ and $\overline{\text{CE}}$ input pin respectively. Connect P5 ₃ , P5 ₄ , P5 ₅ and P5 ₆ to V _{CC} . Connect P5 ₇ to V _{SS} . |
| P6 ₀ ~P6 ₇ | Input port P6 | Input | Connect to V _{SS} . |
| P7 ₀ ~P7 ₇ | Input port P7 | Input | Connect to V _{SS} . |
| P8 ₀ ~P8 ₇ | Input port P8 | Input | Connect to V _{SS} . |

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP

BASIC FUNCTION BLOCKS

The M37710EFLXXXHP has the same functions as the M37710M4BXXXFP except for the following:

- (1) The built-in ROM is PROM.
- (2) The ROM size is 120K bytes.
- (3) The RAM size is 2048 bytes.
- (4) The A-D converter is different.
- (5) The processor mode is different.
- (6) The reset circuit is different.
- (7) The package is different.

Therefore, refer to the section on the M37710M4BXXXFP.

A-D CONVERTER

Bit 4 of A-D control register 1 (address 1F₁₆) must be "0". Except for this bit, the A-D converter has the same functions as those of the M37710M4BXXXFP's A-D converter.

PROCESSOR MODE

Bit 4 of processor mode register 1 (address 5F₁₆) must be "0". Except for this bit, the processor mode has the same functions as those of the M37710M4BXXXFP's processor mode.

MEMORY

The memory map is shown in Figure 1.




Fig. 2 Processor mode register 1 bit configuration




Fig. 1 Memory map

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP

RESET CIRCUIT

Reset occurs when the RESET pin is returned to "H" level after holding it at "L" level when the power voltage is at 2.7 to 5.5V. Program execution starts at the address formed by setting the address pins A₂₃~A₁₆ to 00₁₆, A₁₅~A₈ to the contents of address FFFF₁₆, and A₇~A₀ to the contents of address FFFE₁₆.

Figure 3 shows the status of the internal registers when a reset occurs.

Figure 4 shows an example of a reset circuit. The reset input voltage must be held 0.55V or lower when the power voltage reaches 2.7V.




Fig. 4 Example of a reset circuit (perform careful evaluation at the system design level before using)

| | Address | Value | | Address | Value |
|---|------------------------|------------------|---|------------------------|-------------------------------|
| (1) Port P0 data direction register | (04 ₁₆)... | 00 ₁₆ | (23) Processor mode register 0 | (5E ₁₆)... | 00 ₁₆ |
| (2) Port P1 data direction register | (05 ₁₆)... | 00 ₁₆ | (30) Processor mode register 1 | (5F ₁₆)... | XXXXXXXX00 |
| (3) Port P2 data direction register | (08 ₁₆)... | 00 ₁₆ | (31) Watchdog timer | (60 ₁₆)... | FFF ₁₆ |
| (4) Port P3 data direction register | (09 ₁₆)... | XXXXXX0000 | (32) Watchdog timer frequency selection flag | (61 ₁₆)... | XXXXXXXXXX0 |
| (5) Port P4 data direction register | (0C ₁₆)... | 00 ₁₆ | (33) Waveform output mode register | (62 ₁₆)... | 00 ₁₆ |
| (6) Port P5 data direction register | (0D ₁₆)... | 00 ₁₆ | (34) Reserved area (Do not write to this address) | (66 ₁₆)... | 00 ₁₆ |
| (7) Port P6 data direction register | (10 ₁₆)... | 00 ₁₆ | (35) A-D conversion interrupt control register | (70 ₁₆)... | XXXXXXXX0000 |
| (8) Port P7 data direction register | (11 ₁₆)... | 00 ₁₆ | (36) UART 0 transmission interrupt control register | (71 ₁₆)... | XXXXXXXX0000 |
| (9) Port P8 data direction register | (14 ₁₆)... | 00 ₁₆ | (37) UART 0 receive interrupt control register | (72 ₁₆)... | XXXXXXXX0000 |
| (10) A-D control register 0 | (1E ₁₆)... | 000000??? | (38) UART 1 transmission interrupt control register | (73 ₁₆)... | XXXXXXXX0000 |
| (11) A-D control register 1 | (1F ₁₆)... | 00XXXX0011 | (39) UART 1 receive interrupt control register | (74 ₁₆)... | XXXXXXXX0000 |
| (12) UART 0 Transmit/Receive mode register | (30 ₁₆)... | 00 ₁₆ | (40) Timer A0 interrupt control register | (75 ₁₆)... | XXXXXXXX0000 |
| (13) UART 1 Transmit/Receive mode register | (38 ₁₆)... | 00 ₁₆ | (41) Timer A1 interrupt control register | (76 ₁₆)... | XXXXXXXX0000 |
| (14) UART 0 Transmit/Receive control register 0 | (34 ₁₆)... | XXXXXXXX010000 | (42) Timer A2 interrupt control register | (77 ₁₆)... | XXXXXXXX0000 |
| (15) UART 1 Transmit/Receive control register 0 | (3C ₁₆)... | XXXXXXXX010000 | (43) Timer A3 interrupt control register | (78 ₁₆)... | XXXXXXXX0000 |
| (16) UART 0 Transmit/Receive control register 1 | (35 ₁₆)... | 0000000010 | (44) Timer A4 interrupt control register | (79 ₁₆)... | XXXXXXXX0000 |
| (17) UART 1 Transmit/Receive control register 1 | (3D ₁₆)... | 0000000010 | (45) Timer B0 interrupt control register | (7A ₁₆)... | XXXXXXXX0000 |
| (18) Count start flag | (40 ₁₆)... | 00 ₁₆ | (46) Timer B1 interrupt control register | (7B ₁₆)... | XXXXXXXX0000 |
| (19) One-shot start flag | (42 ₁₆)... | XXXXXXXX000000 | (47) Timer B2 interrupt control register | (7C ₁₆)... | XXXXXXXX0000 |
| (20) Up-down flag | (44 ₁₆)... | 00 ₁₆ | (48) INT ₀ interrupt control register | (7D ₁₆)... | XXXX00000000 |
| (21) Timer A0 mode register | (56 ₁₆)... | 00 ₁₆ | (49) INT ₁ interrupt control register | (7E ₁₆)... | XXXX00000000 |
| (22) Timer A1 mode register | (57 ₁₆)... | 00 ₁₆ | (50) INT ₂ interrupt control register | (7F ₁₆)... | XXXX00000000 |
| (23) Timer A2 mode register | (58 ₁₆)... | 00 ₁₆ | (51) Processor status register PS | | 000??00001?? |
| (24) Timer A3 mode register | (59 ₁₆)... | 00 ₁₆ | (52) Program bank register PG | | 00 ₁₆ |
| (25) Timer A4 mode register | (5A ₁₆)... | 00 ₁₆ | (53) Program counter PC _H | | Content of FFFF ₁₆ |
| (26) Timer B0 mode register | (5B ₁₆)... | 0001000000 | (54) Program counter PC _L | | Content of FFFE ₁₆ |
| (27) Timer B1 mode register | (5C ₁₆)... | 0001XXXX0000 | (55) Direct page register DPR | | 0000 ₁₆ |
| (28) Timer B2 mode register | (5D ₁₆)... | 0001XXXX0000 | (56) Data bank register DT | | 00 ₁₆ |

Fig. 3 Microcomputer internal status during reset

Contents of other registers and RAM are not initialized and should be initialized by software.

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP

EPROM MODE

The M37710EFLXXXHP features an EPROM mode in addition to its normal modes. When the RESET signal level is "L", the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 5 shows the pin connections in the EPROM mode.

The EPROM mode is the 1M mode for the EPROM that is equivalent to the M5M27C101K.

When in the EPROM mode, ports P0, P1, P2, P3₀, P5₀, P5₁,

P5₂, CNV_{SS} and BYTE are used for the EPROM (equivalent to the M5M27C101K). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5M27C101K.

This chip does not have Device Identifier Mode, so that set the corresponding program algorithm. The program area should specify address 02000₁₆~1FFFF₁₆.

Connect the clock which is either ceramic resonator or external clock to X_{IN} pin and X_{OUT} pin.




Fig. 5 Pin connection in EPROM mode

PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.

PROM VERSION of M37710MFLXXHP
Table 1 Pin function in EPROM mode

| | M37710EFLXXHP | M5M27C101K |
|-----------------|-------------------------------|---------------------------------|
| V_{CC} | V_{CC} | V_{CC} |
| V_{PP} | CNV _{SS} , BYTE | V_{PP} |
| V_{SS} | V_{SS} | V_{SS} |
| Address input | Ports P0, P1, P3 ₀ | A ₀ ~A ₁₆ |
| Data I/O | Port P2 | D ₀ ~D ₇ |
| \overline{CE} | P5 ₂ | \overline{CE} |
| OE | P5 ₁ | OE |
| PGM | P5 ₀ | PGM |

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP**FUNCTION IN EPROM MODE
1M mode (equivalent to the M5M27C101K)****Reading**

To read the EPROM, set the \overline{CE} and \overline{OE} pins to a "L" level. Input the address of the data ($A_0 \sim A_{16}$) to be read, and the data will be output to the I/O pins $D_0 \sim D_7$. The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Writing

Writing must be performed in 8 bits by a byte program. To write to the EPROM, set the \overline{CE} pin to a "L" level and the \overline{OE} pin to a "H" level. The CPU will enter the program mode when 12.5V is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 \sim A_{16}$, and the data to be written is input to pins $D_0 \sim D_7$. Set the PGM pin to a "L" level to being writing.

Writing operation

To program the M37710EFLXXXHP, first set $V_{CC}=6V$, $V_{PP}=12.5V$, and set the address to 02000_{16} . Apply a 0.2ms write pulse, check that the data can be read, and if it cannot be read OK, repeat the procedure, applying a 0.2ms write pulse and checking that the data can be read until it can be read OK. Record the accumulated number of pulse applied (X) before the data can be read OK, and then write the data again, applying a further once this number of pulses ($0.2 \times X$ ms).

When this series of write operations is complete, increment the address, and continue to repeat the procedure above until the last address has been reached.

Finally, when all addresses have been written, read with $V_{CC}=V_{PP}=5V$ (or $V_{CC}=V_{PP}=5.5V$).

Table 2 I/O signal in each mode

| Mode | Pin | | | | | |
|--------------------|-----------------|-----------------|----------|----------|----------|----------|
| | \overline{CE} | \overline{OE} | PGM | V_{PP} | V_{CC} | Data I/O |
| Read-out | V_{IL} | V_{IL} | X | 5V | 5V | Output |
| Output | V_{IL} | V_{IH} | X | 5V | 5V | Floating |
| Disable | V_{IH} | X | X | 5V | 5V | Floating |
| Programming | V_{IL} | V_{IH} | V_{IL} | 12.5V | 6V | Input |
| Programming Verify | V_{IL} | V_{IL} | V_{IH} | 12.5V | 6V | Output |
| Program Disable | V_{IH} | V_{IH} | V_{IH} | 12.5V | 6V | Floating |

Note 1 : An X indicates either V_{IL} or V_{IH} .

Program operation (equivalent to the M5M27C101K)


AC ELECTRICAL CHARACTERISTICS ($T_a=25 \pm 5^\circ C$, $V_{CC}=6V \pm 0.25V$, $V_{PP}=12.5 \pm 0.3V$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-----------|-------------------------------------|-----------------|--------|------|------|---------|
| | | | Min. | Typ. | Max. | |
| t_{AS} | Address setup time | | 2 | | | μs |
| t_{OES} | \overline{OE} setup time | | 2 | | | μs |
| t_{DS} | Data setup time | | 2 | | | μs |
| t_{AH} | Address hold time | | 0 | | | μs |
| t_{DH} | Data hold time | | 2 | | | μs |
| t_{DFP} | Output enable to output float delay | | 0 | | 130 | ns |
| t_{VCS} | V_{CC} setup time | | 2 | | | μs |
| t_{VPS} | V_{PP} setup time | | 2 | | | μs |
| t_{PW} | PGM pulse width | | 0.19 | 0.2 | 0.21 | ms |
| t_{OPW} | PGM over program pulse width | | 0.19 | | 5.25 | ms |
| t_{CES} | \overline{CE} setup time | | 2 | | | μs |
| t_{OE} | Data valid from \overline{OE} | | | | 150 | ns |

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.


PROM VERSION of M37710MFLXXXHP

AC waveforms



Test conditions for A.C. characteristics
 Input voltage : $V_{IL}=0.45V, V_{IH}=2.4V$
 Input rise and fall times (10%~90%) : $\leq 20ns$
 Reference voltage at timing measurement : Input, Output
 "L" = 0.8V, "H" = 2V

Programming algorithm flow chart




* $4.5V \leq V_{CC} = V_{PP} \leq 5.5V$

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP**SAFETY INSTRUCTIONS**

- (1) A high voltage is used for writing. Take care that over-voltage is not applied. Take care especially at power on.
- (2) The programmable M37710EFLHP that is shipped in blank is also provided. For the M37710EFLHP, Mitsubishi Electric corp. does not perform PROM write test and screening in the assembly process and following processes. To improve reliability after write, performing write and test according to the flow below before use is recommended.



Caution : Never expose to 150°C exceeding 100 hours.

ADDRESSING MODES

The M37710EFLXXXHP has 28 powerful addressing modes. Refer to the 7700 Family addressing mode description for the details of each addressing mode.

MACHINE INSTRUCTION LIST

The M37710EFLXXXHP has 103 machine instructions. Refer to the 7700 Family machine instruction list for details.

DATA REQUIRED FOR PROM ORDERING

Please send the following data for writing to PROM.

- (1) M37710EFLXXXHP writing to PROM order confirmation form
- (2) 80P6D mark specification form
- (3) ROM data (EPROM 3 sets)

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|-----------|--|------------------------|--------------------|------------------|
| V_{CC} | Supply voltage | | -0.3~7 | V |
| AV_{CC} | Analog supply voltage | | -0.3~7 | V |
| V_i | Input voltage \overline{RESET} , CNV_{SS} , BYTE | | -0.3~12(Note 1) | V |
| V_i | Input voltage $P0_0\sim P0_7$, $P1_0\sim P1_7$, $P2_0\sim P2_7$, $P3_0\sim P3_3$, $P4_0\sim P4_7$, $P5_0\sim P5_7$, $P6_0\sim P6_7$, $P7_0\sim P7_7$, $P8_0\sim P8_7$, V_{REF} , X_{IN} | | -0.3~ $V_{CC}+0.3$ | V |
| V_o | Output voltage $P0_0\sim P0_7$, $P1_0\sim P1_7$, $P2_0\sim P2_7$, $P3_0\sim P3_3$, $P4_0\sim P4_7$, $P5_0\sim P5_7$, $P6_0\sim P6_7$, $P7_0\sim P7_7$, $P8_0\sim P8_7$, X_{OUT} , \bar{E} | | -0.3~ $V_{CC}+0.3$ | V |
| P_d | Power dissipation | $T_a=25^\circ\text{C}$ | 220 | mW |
| T_{opr} | Operating temperature | | -40~85 | $^\circ\text{C}$ |
| T_{stg} | Storage temperature | | -65~150 | $^\circ\text{C}$ |

 Note 1. Input voltage for CNV_{SS} and BYTE pins is 13V in writing to PROM.

RECOMMENDED OPERATING CONDITIONS ($V_{CC}=2.7\sim 5.5\text{V}$, $T_a=-40\sim 85^\circ\text{C}$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|----------------|---|-------------|----------|--------------|------|
| | | Min. | Typ. | Max. | |
| V_{CC} | Supply voltage | 2.7 | | 5.5 | V |
| AV_{CC} | Analog supply voltage | | V_{CC} | | V |
| V_{SS} | Supply voltage | | 0 | | V |
| AV_{SS} | Analog supply voltage | | 0 | | V |
| V_{IH} | High-level input voltage $P0_0\sim P0_7$, $P3_0\sim P3_3$, $P4_0\sim P4_7$, $P5_0\sim P5_7$, $P6_0\sim P6_7$, $P7_0\sim P7_7$, $P8_0\sim P8_7$, X_{IN} , \overline{RESET} , CNV_{SS} , BYTE | $0.8V_{CC}$ | | V_{CC} | V |
| V_{IH} | High-level input voltage $P1_0\sim P1_7$, $P2_0\sim P2_7$ (in single-chip mode) | $0.8V_{CC}$ | | V_{CC} | V |
| V_{IH} | High-level input voltage $P1_0\sim P1_7$, $P2_0\sim P2_7$ (in memory expansion mode and microprocessor mode) | $0.5V_{CC}$ | | V_{CC} | V |
| V_{IL} | Low-level input voltage $P0_0\sim P0_7$, $P3_0\sim P3_3$, $P4_0\sim P4_7$, $P5_0\sim P5_7$, $P6_0\sim P6_7$, $P7_0\sim P7_7$, $P8_0\sim P8_7$, X_{IN} , \overline{RESET} , CNV_{SS} , BYTE | 0 | | $0.2V_{CC}$ | V |
| V_{IL} | Low-level input voltage $P1_0\sim P1_7$, $P2_0\sim P2_7$ (in single-chip mode) | 0 | | $0.2V_{CC}$ | V |
| V_{IL} | Low-level input voltage $P1_0\sim P1_7$, $P2_0\sim P2_7$ (in memory expansion mode and microprocessor mode) | 0 | | $0.16V_{CC}$ | V |
| $I_{OH(peak)}$ | High-level peak output current $P0_0\sim P0_7$, $P1_0\sim P1_7$, $P2_0\sim P2_7$, $P3_0\sim P3_3$, $P4_0\sim P4_7$, $P5_0\sim P5_7$, $P6_0\sim P6_7$, $P7_0\sim P7_7$, $P8_0\sim P8_7$ | | | -10 | mA |
| $I_{OH(avg)}$ | High-level average output current $P0_0\sim P0_7$, $P1_0\sim P1_7$, $P2_0\sim P2_7$, $P3_0\sim P3_3$, $P4_0\sim P4_7$, $P5_0\sim P5_7$, $P6_0\sim P6_7$, $P7_0\sim P7_7$, $P8_0\sim P8_7$ | | | -5 | mA |
| $I_{OL(peak)}$ | Low-level peak output current $P0_0\sim P0_7$, $P1_0\sim P1_7$, $P2_0\sim P2_7$, $P3_0\sim P3_3$, $P4_0\sim P4_7$, $P5_0\sim P5_7$, $P6_0\sim P6_7$, $P7_0\sim P7_7$, $P8_0\sim P8_7$ | | | 10 | mA |
| $I_{OL(avg)}$ | Low-level average output current $P0_0\sim P0_7$, $P1_0\sim P1_7$, $P2_0\sim P2_7$, $P3_0\sim P3_3$, $P4_0\sim P4_7$, $P5_0\sim P5_7$, $P6_0\sim P6_7$, $P7_0\sim P7_7$, $P8_0\sim P8_7$ | | | 5 | mA |
| $f(X_{IN})$ | External clock frequency input | | | 12 | MHz |

Note 2. Average output current is the average value of a 100ms interval.

3. The sum of $I_{OL(peak)}$ for ports P0, P1, P2, P3, and P8 must be 80mA or less, the sum of $I_{OH(peak)}$ for ports P0, P1, P2, P3, and P8 must be 80mA or less, the sum of $I_{OL(peak)}$ for ports P4, P5, P6, and P7 must be 80mA or less, and the sum of $I_{OH(peak)}$ for ports P4, P5, P6, and P7 must be 80mA or less.

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXHP**ELECTRICAL CHARACTERISTICS** ($V_{CC}=5V$, $V_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=12MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit | |
|-----------------|---|--|---|------|------|---------|---------|
| | | | Min. | Typ. | Max. | | |
| V_{OH} | High-level output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ , P3 ₁ , P3 ₃ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ , P7 ₀ ~P7 ₇ , P8 ₀ ~P8 ₇ | $V_{CC}=5V$, $I_{OH}=-10mA$ | 3 | | | V | |
| | | $V_{CC}=3V$, $I_{OH}=-1mA$ | 2.5 | | | | |
| V_{OH} | High-level output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ , P3 ₁ , P3 ₃ | $V_{CC}=5V$, $I_{OH}=-400\mu A$ | 4.7 | | | V | |
| V_{OH} | High-level output voltage P3 ₂ | $V_{CC}=5V$, $I_{OH}=-10mA$ | 3.1 | | | V | |
| | | $V_{CC}=5V$, $I_{OH}=-400\mu A$ | 4.8 | | | | |
| | | $V_{CC}=3V$, $I_{OH}=-1mA$ | 2.6 | | | | |
| V_{OH} | High-level output voltage \bar{E} | $V_{CC}=5V$, $I_{OH}=-10mA$ | 3.4 | | | V | |
| | | $V_{CC}=5V$, $I_{OH}=-400\mu A$ | 4.8 | | | | |
| | | $V_{CC}=3V$, $I_{OH}=-1mA$ | 2.6 | | | | |
| V_{OL} | Low-level output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ , P3 ₁ , P3 ₃ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ , P7 ₀ ~P7 ₇ , P8 ₀ ~P8 ₇ | $V_{CC}=5V$, $I_{OL}=10mA$ | | | 2 | V | |
| | | $V_{CC}=3V$, $I_{OL}=1mA$ | | | 0.5 | | |
| V_{OL} | Low-level output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ , P3 ₁ , P3 ₃ | $V_{CC}=5V$, $I_{OL}=2mA$ | | | 0.45 | V | |
| V_{OL} | Low-level output voltage P3 ₂ | $V_{CC}=5V$, $I_{OL}=10mA$ | | | 1.9 | V | |
| | | $V_{CC}=5V$, $I_{OL}=2mA$ | | | 0.43 | | |
| | | $V_{CC}=3V$, $I_{OL}=1mA$ | | | 0.4 | | |
| V_{OL} | Low-level output voltage \bar{E} | $V_{CC}=5V$, $I_{OL}=10mA$ | | | 1.6 | V | |
| | | $V_{CC}=5V$, $I_{OL}=2mA$ | | | 0.4 | | |
| | | $V_{CC}=3V$, $I_{OL}=1mA$ | | | 0.4 | | |
| $V_{T+}-V_{T-}$ | Hysteresis \overline{HOLD} , \overline{RDY} , TA0 _{IN} ~TA4 _{IN} , TB0 _{IN} ~TB2 _{IN} , INT0~INT2, AD _{TRG} , CTS0, CTS1, CLK0, CLK1 | $V_{CC}=5V$ | 0.4 | | 1 | V | |
| | | $V_{CC}=3V$ | 0.1 | | 0.7 | | |
| $V_{T+}-V_{T-}$ | Hysteresis \overline{RESET} | $V_{CC}=5V$ | 0.2 | | 0.5 | V | |
| | | $V_{CC}=3V$ | 0.1 | | 0.4 | | |
| $V_{T+}-V_{T-}$ | Hysteresis X _{IN} | $V_{CC}=5V$ | 0.1 | | 0.3 | V | |
| | | $V_{CC}=3V$ | 0.06 | | 0.2 | | |
| I_{IH} | High-level input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₃ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ , P7 ₀ ~P7 ₇ , P8 ₀ ~P8 ₇ , X _{IN} , \overline{RESET} , CNV _{SS} , BYTE | $V_{CC}=5V$, $V_I=5V$ | | | 5 | μA | |
| | | $V_{CC}=3V$, $V_I=3V$ | | | 4 | | |
| I_{IL} | Low-level input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₃ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ , P7 ₀ ~P7 ₇ , P8 ₀ ~P8 ₇ , X _{IN} , \overline{RESET} , CNV _{SS} , BYTE | $V_{CC}=5V$, $V_I=0V$ | | | -5 | μA | |
| | | $V_{CC}=3V$, $V_I=0V$ | | | -4 | | |
| V_{RAM} | RAM hold voltage | When clock is stopped. | 2 | | | V | |
| I_{CC} | Power supply current | In single-chip mode output only pin is open and other pins are V _{SS} during reset. | f(X _{IN})=12MHz, square waveform, $V_{CC}=5V$ | 9 | 18 | mA | |
| | | | $V_{CC}=3V$ | 6 | 12 | | |
| | | | T _a =25°C when clock is stopped. | | | 1 | μA |
| | | | T _a =85°C when clock is stopped. | | | 20 | |

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
A-D CONVERTER CHARACTERISTICS ($V_{CC}=AV_{CC}=5V$, $V_{SS}=AV_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=12MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------|----------------------|------------------|--------|------|-----------|-----------|
| | | | Min. | Typ. | Max. | |
| — | Resolution | $V_{REF}=V_{CC}$ | | | 10 | Bits |
| — | Absolute accuracy | $V_{REF}=V_{CC}$ | | | ± 3 | LSB |
| R_{LADDER} | Ladder resistance | $V_{REF}=V_{CC}$ | 5 | | 20 | $k\Omega$ |
| t_{CONV} | Conversion time | | 19.6 | | | μs |
| V_{REF} | Reference voltage | | 2.7 | | V_{CC} | V |
| V_{IA} | Analog input voltage | | 0 | | V_{REF} | V |

D-A CONVERTER CHARACTERISTICS ($V_{CC}=V_{REF}=5V$, $V_{SS}=AV_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=12MHz$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|------------|-------------------------------|-----------------|--------|------|-----------|-----------|
| | | | Min. | Typ. | Max. | |
| — | Resolution | | | | 8 | Bits |
| — | Absolute accuracy | | | | ± 1.0 | % |
| t_{SU} | Set time | | | | 3 | μs |
| R_O | Output resistance | | 1 | 2.5 | 4 | $k\Omega$ |
| I_{VREF} | Reference power input current | (Note) | | | 3.2 | mA |

Note. One D-A converter is used, and the value of D-A register for unused D-A converter is "00₁₆".
 Current that flows to the ladder resistance of A-D converter is excluded.

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
TIMING REQUIREMENTS ($V_{CC}=2.7\sim 5.5V$, $V_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=12MHz$, unless otherwise noted)

External clock input

| Symbol | Parameter | Limits | | Unit |
|------------|---|--------|------|------|
| | | Min. | Max. | |
| t_C | External clock input cycle time | 83 | | ns |
| $t_{W(H)}$ | External clock input high-level pulse width | 37 | | ns |
| $t_{W(L)}$ | External clock input low-level pulse width | 37 | | ns |
| t_r | External clock rise time | | 15 | ns |
| t_f | External clock fall time | | 15 | ns |

Single-chip mode

| Symbol | Parameter | Limits | | Unit |
|-----------------|--------------------------|--------|------|------|
| | | Min. | Max. | |
| $t_{SU(P0D-E)}$ | Port P0 input setup time | 200 | | ns |
| $t_{SU(P1D-E)}$ | Port P1 input setup time | 200 | | ns |
| $t_{SU(P2D-E)}$ | Port P2 input setup time | 200 | | ns |
| $t_{SU(P3D-E)}$ | Port P3 input setup time | 200 | | ns |
| $t_{SU(P4D-E)}$ | Port P4 input setup time | 200 | | ns |
| $t_{SU(P5D-E)}$ | Port P5 input setup time | 200 | | ns |
| $t_{SU(P6D-E)}$ | Port P6 input setup time | 200 | | ns |
| $t_{SU(P7D-E)}$ | Port P7 input setup time | 200 | | ns |
| $t_{SU(P8D-E)}$ | Port P8 input setup time | 200 | | ns |
| $t_{H(E-P0D)}$ | Port P0 input hold time | 0 | | ns |
| $t_{H(E-P1D)}$ | Port P1 input hold time | 0 | | ns |
| $t_{H(E-P2D)}$ | Port P2 input hold time | 0 | | ns |
| $t_{H(E-P3D)}$ | Port P3 input hold time | 0 | | ns |
| $t_{H(E-P4D)}$ | Port P4 input hold time | 0 | | ns |
| $t_{H(E-P5D)}$ | Port P5 input hold time | 0 | | ns |
| $t_{H(E-P6D)}$ | Port P6 input hold time | 0 | | ns |
| $t_{H(E-P7D)}$ | Port P7 input hold time | 0 | | ns |
| $t_{H(E-P8D)}$ | Port P8 input hold time | 0 | | ns |

Memory expansion mode and microprocessor mode

| Symbol | Parameter | Limits | | Unit |
|-----------------------|--------------------------|--------|------|------|
| | | Min. | Max. | |
| $t_{SU(P1D-E)}$ | Port P1 input setup time | 70 | | ns |
| $t_{SU(P2D-E)}$ | Port P2 input setup time | 70 | | ns |
| $t_{SU(RDY-\phi_1)}$ | RDY input setup time | 80 | | ns |
| $t_{SU(HOLD-\phi_1)}$ | HOLD input setup time | 80 | | ns |
| $t_{H(E-P1D)}$ | Port P1 input hold time | 0 | | ns |
| $t_{H(E-P2D)}$ | Port P2 input hold time | 0 | | ns |
| $t_{H(\phi_1-RDY)}$ | RDY input hold time | 0 | | ns |
| $t_{H(\phi_1-HOLD)}$ | HOLD input hold time | 0 | | ns |

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
Timer A input (Count input in event counter mode)

| Symbol | Parameter | Limits | | Unit |
|--------------|--|--------|------|------|
| | | Min. | Max. | |
| $t_{C(TA)}$ | TA_{iN} input cycle time | 166 | | ns |
| $t_{W(TAH)}$ | TA_{iN} input high-level pulse width | 83 | | ns |
| $t_{W(TAL)}$ | TA_{iN} input low-level pulse width | 83 | | ns |

Timer A input (Gating input in timer mode)

| Symbol | Parameter | Limits | | Unit |
|--------------|--|--------|------|------|
| | | Min. | Max. | |
| $t_{C(TA)}$ | TA_{iN} input cycle time | 666 | | ns |
| $t_{W(TAH)}$ | TA_{iN} input high-level pulse width | 333 | | ns |
| $t_{W(TAL)}$ | TA_{iN} input low-level pulse width | 333 | | ns |

Timer A input (External trigger input in one-shot pulse mode)

| Symbol | Parameter | Limits | | Unit |
|--------------|--|--------|------|------|
| | | Min. | Max. | |
| $t_{C(TA)}$ | TA_{iN} input cycle time | 333 | | ns |
| $t_{W(TAH)}$ | TA_{iN} input high-level pulse width | 166 | | ns |
| $t_{W(TAL)}$ | TA_{iN} input low-level pulse width | 166 | | ns |

Timer A input (External trigger input in pulse width modulation mode)

| Symbol | Parameter | Limits | | Unit |
|--------------|--|--------|------|------|
| | | Min. | Max. | |
| $t_{W(TAH)}$ | TA_{iN} input high-level pulse width | 166 | | ns |
| $t_{W(TAL)}$ | TA_{iN} input low-level pulse width | 166 | | ns |

Timer A input (Up-down input in event counter mode)

| Symbol | Parameter | Limits | | Unit |
|---------------------|--|--------|------|------|
| | | Min. | Max. | |
| $t_{C(UP)}$ | TA_{iOUT} input cycle time | 3333 | | ns |
| $t_{W(UPH)}$ | TA_{iOUT} input high-level pulse width | 1666 | | ns |
| $t_{W(UPL)}$ | TA_{iOUT} input low-level pulse width | 1666 | | ns |
| $t_{SU(UP-T_{iN})}$ | TA_{iOUT} input setup time | 666 | | ns |
| $t_{h(T_{iN}-UP)}$ | TA_{iOUT} input hold time | 666 | | ns |

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP**Timer B input** (Count input in event counter mode)

| Symbol | Parameter | Limits | | Unit |
|--------------|--|--------|------|------|
| | | Min. | Max. | |
| $t_{C(TB)}$ | TB _{IN} input cycle time (one edge count) | 166 | | ns |
| $t_{W(TBH)}$ | TB _{IN} input high-level pulse width (one edge count) | 83 | | ns |
| $t_{W(TBL)}$ | TB _{IN} input low-level pulse width (one edge count) | 83 | | ns |
| $t_{C(TB)}$ | TB _{IN} input cycle time (both edges count) | 333 | | ns |
| $t_{W(TBH)}$ | TB _{IN} input high-level pulse width (both edges count) | 166 | | ns |
| $t_{W(TBL)}$ | TB _{IN} input low-level pulse width (both edges count) | 166 | | ns |

Timer B input (Pulse period measurement mode)

| Symbol | Parameter | Limits | | Unit |
|--------------|---|--------|------|------|
| | | Min. | Max. | |
| $t_{C(TB)}$ | TB _{IN} input cycle time | 666 | | ns |
| $t_{W(TBH)}$ | TB _{IN} input high-level pulse width | 333 | | ns |
| $t_{W(TBL)}$ | TB _{IN} input low-level pulse width | 333 | | ns |

Timer B input (Pulse width measurement mode)

| Symbol | Parameter | Limits | | Unit |
|--------------|---|--------|------|------|
| | | Min. | Max. | |
| $t_{C(TB)}$ | TB _{IN} input cycle time | 666 | | ns |
| $t_{W(TBH)}$ | TB _{IN} input high-level pulse width | 333 | | ns |
| $t_{W(TBL)}$ | TB _{IN} input low-level pulse width | 333 | | ns |

A-D trigger input

| Symbol | Parameter | Limits | | Unit |
|--------------|--|--------|------|------|
| | | Min. | Max. | |
| $t_{C(AD)}$ | AD _{TRG} input cycle time (minimum allowable trigger) | 1333 | | ns |
| $t_{W(ADL)}$ | AD _{TRG} input low-level pulse width | 166 | | ns |

Serial I/O

| Symbol | Parameter | Limits | | Unit |
|---------------|---|--------|------|------|
| | | Min. | Max. | |
| $t_{C(CK)}$ | CLK _j input cycle time | 333 | | ns |
| $t_{W(CKH)}$ | CLK _j input high-level pulse width | 166 | | ns |
| $t_{W(CKL)}$ | CLK _j input low-level pulse width | 166 | | ns |
| $t_{d(C-Q)}$ | TxD _j output delay time | | 100 | ns |
| $t_{h(C-Q)}$ | TxD _j hold time | 0 | | ns |
| $t_{SU(D-C)}$ | RxD _j input setup time | 60 | | ns |
| $t_{h(C-D)}$ | RxD _j input hold time | 50 | | ns |

External interrupt \overline{INT}_j input

| Symbol | Parameter | Limits | | Unit |
|--------------|---|--------|------|------|
| | | Min. | Max. | |
| $t_{W(INH)}$ | \overline{INT}_j input high-level pulse width | 250 | | ns |
| $t_{W(INL)}$ | \overline{INT}_j input low-level pulse width | 250 | | ns |

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
SWITCHING CHARACTERISTICS ($V_{CC}=2.7\sim 5.5V$, $V_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=12MHz$, unless otherwise noted)

Single-chip mode

| Symbol | Parameter | Test conditions | Limits | | Unit |
|----------------|--------------------------------|-----------------|--------|------|------|
| | | | Min. | Max. | |
| $t_{d(E-P0Q)}$ | Port P0 data output delay time | Fig. 6 | | 200 | ns |
| $t_{d(E-P1Q)}$ | Port P1 data output delay time | | | 200 | ns |
| $t_{d(E-P2Q)}$ | Port P2 data output delay time | | | 200 | ns |
| $t_{d(E-P3Q)}$ | Port P3 data output delay time | | | 200 | ns |
| $t_{d(E-P4Q)}$ | Port P4 data output delay time | | | 200 | ns |
| $t_{d(E-P5Q)}$ | Port P5 data output delay time | | | 200 | ns |
| $t_{d(E-P6Q)}$ | Port P6 data output delay time | | | 200 | ns |
| $t_{d(E-P7Q)}$ | Port P7 data output delay time | | | 200 | ns |
| $t_{d(E-P8Q)}$ | Port P8 data output delay time | | | 200 | ns |

Memory expansion mode and microprocessor mode (when wait bit = "1")

| Symbol | Parameter | Test conditions | Limits | | Unit | |
|----------------------|--|-----------------|--------|------|------|----|
| | | | Min. | Max. | | |
| $t_{d(P0A-E)}$ | Port P0 address output delay time | Fig. 6 | 20 | | ns | |
| $t_{d(E-P1Q)}$ | Port P1 data output delay time (BYTE="L") | | | 90 | ns | |
| $tp_{XZ(E-P1Z)}$ | Port P1 floating start delay time (BYTE="L") | | | 10 | ns | |
| $t_{d(P1A-E)}$ | Port P1 address output delay time | | | 20 | ns | |
| $t_{d(P1A-ALE)}$ | Port P1 address output delay time | | | 10 | ns | |
| $t_{d(E-P2Q)}$ | Port P2 data output delay time | | | | 90 | ns |
| $tp_{XZ(E-P2Z)}$ | Port P2 floating start delay time | | | | 10 | ns |
| $t_{d(P2A-E)}$ | Port P2 address output delay time | | | 20 | ns | |
| $t_{d(P2A-ALE)}$ | Port P2 address output delay time | | | 10 | ns | |
| $t_{d(\phi_1-HLDA)}$ | HLDA output delay time | | | | 87 | ns |
| $t_{d(ALE-E)}$ | ALE output delay time | | | 4 | ns | |
| $t_w(ALE)$ | ALE pulse width | | | 40 | ns | |
| $t_{d(BHE-E)}$ | BHE output delay time | | | 20 | ns | |
| $t_{d(R/W-E)}$ | R/W output delay time | | | 20 | ns | |
| $t_{d(E-\phi_1)}$ | ϕ_1 output delay time | | | 0 | 40 | ns |
| $t_h(E-P0A)$ | Port P0 address hold time | | | 40 | ns | |
| $t_h(ALE-P1A)$ | Port P1 address hold time (BYTE="L") | | | 9 | ns | |
| $t_h(E-P1Q)$ | Port P1 data hold time (BYTE="L") | | | 40 | ns | |
| $tp_{ZX(E-P1Z)}$ | Port P1 floating release delay time (BYTE="L") | | | 53 | ns | |
| $t_h(E-P1A)$ | Port P1 address hold time (BYTE="H") | | | 40 | ns | |
| $t_h(ALE-P2A)$ | Port P2 address hold time | | | 9 | ns | |
| $t_h(E-P2Q)$ | Port P2 data hold time | | | 40 | ns | |
| $tp_{ZX(E-P2Z)}$ | Port P2 floating release delay time | | | 53 | ns | |
| $t_h(E-BHE)$ | BHE hold time | | | 40 | ns | |
| $t_h(E-R/W)$ | R/W hold time | | | 40 | ns | |
| $t_w(EL)$ | \bar{E} pulse width | | | 136 | ns | |

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
Memory expansion mode and microprocessor mode

(when wait bit = "0", wait selection bit = "1", and external memory area is accessed)

| Symbol | Parameter | Test conditions | Limits | | Unit |
|----------------------|--|-----------------|--------|------|------|
| | | | Min. | Max. | |
| $t_{d(P0A-E)}$ | Port P0 address output delay time | Fig. 6 | 20 | | ns |
| $t_{d(E-P1Q)}$ | Port P1 data output delay time (BYTE="L") | | | 90 | ns |
| $tp_{XZ(E-P1Z)}$ | Port P1 floating start delay time (BYTE="L") | | | 10 | ns |
| $t_{d(P1A-E)}$ | Port P1 address output delay time | | 20 | | ns |
| $t_{d(P1A-ALE)}$ | Port P1 address output delay time | | 10 | | ns |
| $t_{d(E-P2Q)}$ | Port P2 data output delay time | | | 90 | ns |
| $tp_{XZ(E-P2Z)}$ | Port P2 floating start delay time | | | 10 | ns |
| $t_{d(P2A-E)}$ | Port P2 address output delay time | | 20 | | ns |
| $t_{d(P2A-ALE)}$ | Port P2 address output delay time | | 10 | | ns |
| $t_{d(\phi_1-HLDA)}$ | HLDA output delay time | | | 87 | ns |
| $t_{d(ALE-E)}$ | ALE output delay time | | 4 | | ns |
| $t_w(ALE)$ | ALE pulse width | | 40 | | ns |
| $t_{d(BHE-E)}$ | BHE output delay time | | 20 | | ns |
| $t_{d(R/W-E)}$ | R/W output delay time | | 20 | | ns |
| $t_{d(E-\phi_1)}$ | ϕ_1 output delay time | | 0 | 40 | ns |
| $t_h(E-P0A)$ | Port P0 address hold time | | 40 | | ns |
| $t_h(ALE-P1A)$ | Port P1 address hold time (BYTE="L") | | 9 | | ns |
| $t_h(E-P1Q)$ | Port P1 data hold time (BYTE="L") | | 40 | | ns |
| $tp_{ZX(E-P1Z)}$ | Port P1 floating release delay time (BYTE="L") | | 53 | | ns |
| $t_h(E-P1A)$ | Port P1 address hold time (BYTE="H") | | 40 | | ns |
| $t_h(ALE-P2A)$ | Port P2 address hold time | | 9 | | ns |
| $t_h(E-P2Q)$ | Port P2 data hold time | | 40 | | ns |
| $tp_{ZX(E-P2Z)}$ | Port P2 floating release delay time | | 53 | | ns |
| $t_h(E-BHE)$ | BHE hold time | | 40 | | ns |
| $t_h(E-R/W)$ | R/W hold time | 40 | | ns | |
| $t_w(EL)$ | \bar{E} pulse width | 303 | | ns | |


PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
Memory expansion mode and microprocessor mode

(when wait bit = "0", wait selection bit = "0", and external memory area is accessed)

| Symbol | Parameter | Test conditions | Limits | | Unit | |
|----------------------|--|-----------------|--------|------|------|----|
| | | | Min. | Max. | | |
| $t_{d(P0A-E)}$ | Port P0 address output delay time | Fig. 6 | 187 | | ns | |
| $t_{d(E-P1Q)}$ | Port P1 data output delay time (BYTE="L") | | | 90 | ns | |
| $tpxz(E-P1Z)$ | Port P1 floating start delay time (BYTE="L") | | | 10 | ns | |
| $t_{d(P1A-E)}$ | Port P1 address output delay time | | | 187 | ns | |
| $t_{d(P1A-ALE)}$ | Port P1 address output delay time | | | 93 | ns | |
| $t_{d(E-P2Q)}$ | Port P2 data output delay time | | | 90 | ns | |
| $tpxz(E-P2Z)$ | Port P2 floating start delay time | | | 10 | ns | |
| $t_{d(P2A-E)}$ | Port P2 address output delay time | | | 187 | ns | |
| $t_{d(P2A-ALE)}$ | Port P2 address output delay time | | | 93 | ns | |
| $t_{d(\phi_1-HLDA)}$ | HLDA output delay time | | | 87 | ns | |
| $t_{d(ALE-E)}$ | ALE output delay time | | | 58 | ns | |
| $t_w(ALE)$ | ALE pulse width | | | 123 | ns | |
| $t_{d(BHE-E)}$ | BHE output delay time | | | 187 | ns | |
| $t_{d(R/W-E)}$ | R/W output delay time | | | 187 | ns | |
| $t_{d(E-\phi_1)}$ | ϕ_1 output delay time | | | 0 | 40 | ns |
| $t_h(E-P0A)$ | Port P0 address hold time | | | 40 | ns | |
| $t_h(ALE-P1A)$ | Port P1 address hold time (BYTE="L") | | | 63 | ns | |
| $t_h(E-P1Q)$ | Port P1 data hold time (BYTE="L") | | | 40 | ns | |
| $tpzx(E-P1Z)$ | Port P1 floating release delay time (BYTE="L") | | | 53 | ns | |
| $t_h(E-P1A)$ | Port P1 address hold time (BYTE="H") | | | 40 | ns | |
| $t_h(ALE-P2A)$ | Port P2 address hold time | | | 63 | ns | |
| $t_h(E-P2Q)$ | Port P2 data hold time | | | 40 | ns | |
| $tpzx(E-P2Z)$ | Port P2 floating release delay time | | | 53 | ns | |
| $t_h(E-BHE)$ | BHE hold time | | | 40 | ns | |
| $t_h(E-R/W)$ | R/W hold time | | | 40 | ns | |
| $t_w(EL)$ | \bar{E} pulse width | | | 303 | ns | |


 Fig. 6 Testing circuit for ports P0~P8, ϕ_1


PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP

TIMING DIAGRAM

Single-chip mode



et4U.com

DataSheet4U.com

DataShee

DataSheet4U.com

www.DataSheet4U.com




DataSheet4U.com

DataSheet4U.com

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP



et4U.com

DataSheet4U.com

DataShee

DataSheet4U.com

www.DataSheet4U.com

DataSheet4U.com


DataSheet4U.com

PRELIMINARY


Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
Memory expansion mode and microprocessor mode


(When wait bit = "1")



(When wait bit = "0")




(When wait bit = "1" or "0" in common)


Test conditions

- $V_{CC} = 2.7 \sim 5.5V$
- Input timing voltage : $V_{IL} = 0.2V_{CC}$, $V_{IH} = 0.8V_{CC}$
- Output timing voltage : $V_{OL} = 0.8V$, $V_{OH} = 2.0V$

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
Memory expansion mode and microprocessor mode (When wait bit="1")

Test conditions


- $V_{CC}=2.7\sim 5.5V$
- Output timing voltage : $V_{OL}=0.8V$, $V_{OH}=2.0V$
- Ports P1, P2 input : $V_{IL}=0.16V_{CC}$, $V_{IH}=0.5V_{CC}$

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
Memory expansion mode and microprocessor mode

(When wait bit = "0", wait selection bit = "1", and external memory area is accessed)


Test conditions


- $V_{CC}=2.7 \sim 5.5V$
- Output timing voltage : $V_{OL}=0.8V, V_{OH}=2.0V$
- Ports P1, P2 input : $V_{IL}=0.16V_{CC}, V_{IH}=0.5V_{CC}$

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PROM VERSION of M37710MFLXXXHP
Memory expansion mode and microprocessor mode

(When wait bit = "0", wait selection bit = "0", and external memory area is accessed)


Test conditions

- $V_{CC}=2.7\sim 5.5V$
- Output timing voltage : $V_{OL}=0.8V, V_{OH}=2.0V$
- Ports P1, P2 input : $V_{IL}=0.16V_{CC}, V_{IH}=0.5V_{CC}$

8/16-bit Data Bus Flash Memory Card

MF84M1-G1EATXX

Connector Type

Two-piece 68-pin

DESCRIPTION

The MF84M1-G1EATXX is a flash memory card which uses sixteen two-megabit flash electrically erasable and programmable read only memory IC's.

FEATURES

- 68 pin JEIDA/PCMCIA
- 8/16 controllable data bus width
- Buffered interface
- TTL interface level
- Program/erase operation by software command control
- Program/erase voltage 12V
- 10,000 program/erase cycles
- Write protect switch

APPLICATIONS

- Note book computers
- Printers
- Industrial machines

PRODUCT LIST


| Type name | Item | Memory capacity | Data bus width (bits) | Access time (ns) | Connector type | Number of pins | Outline drawing |
|----------------|------|-----------------|-----------------------|------------------|----------------|----------------|-----------------|
| MF84M1-G1EATXX | | 4 MB | 8/16 | 250 | Two-piece | 68 | 68P-002 |

FLASH MEMORY CARDS

PIN ASSIGNMENT

| Pin No. | Symbol | Function | Pin No. | Symbol | Function |
|---------|--------------------------|------------------------------|---------------|--------------------------|------------------------------|
| 1 | GND | Ground | 35 | GND | Ground |
| 2 | D 3 | Data I/O | 36 | CD 1 | Card detect 1 |
| 3 | D 4 | | 37 | D11 | Data I/O |
| 4 | D 5 | | 38 | D12 | |
| 5 | D 6 | | 39 | D13 | |
| 6 | D 7 | | 40 | D14 | |
| 7 | $\overline{\text{CE}} 1$ | | Card enable 1 | 41 | D15 |
| 8 | A10 | Address input | 42 | $\overline{\text{CE}} 2$ | |
| 9 | $\overline{\text{OE}}$ | Output enable | 43 | NC | No connection |
| 10 | A11 | Address input | 44 | NC | |
| 11 | A 9 | | 45 | NC | |
| 12 | A 8 | | 46 | A17 | Address input |
| 13 | A13 | | 47 | A18 | |
| 14 | A14 | | 48 | A19 | |
| 15 | $\overline{\text{WE}}$ | Write enable | 49 | A20 | Power supply voltage |
| 16 | NC | No connection | 50 | A21 | |
| 17 | VCC | Power supply voltage | 51 | VCC | Power supply voltage |
| 18 | VPP 1 | Programming supply voltage 1 | 52 | VPP 2 | Programming supply voltage 2 |
| 19 | A16 | Address input | 53 | NC | No connection |
| 20 | A15 | | 54 | NC | |
| 21 | A12 | | 55 | NC | |
| 22 | A 7 | | 56 | NC | |
| 23 | A 6 | | 57 | NC | |
| 24 | A 5 | | 58 | NC | |
| 25 | A 4 | | 59 | NC | |
| 26 | A 3 | | 60 | NC | |
| 27 | A 2 | | 61 | $\overline{\text{REG}}$ | Attribute memory select |
| 28 | A 1 | | 62 | BVD 2 | Battery voltage detect 2 |
| 29 | A 0 | 63 | BVD 1 | Battery voltage detect 1 | |
| 30 | D 0 | Data I/O | 64 | D 8 | Data I/O |
| 31 | D 1 | | 65 | D 9 | |
| 32 | D 2 | | 66 | D10 | |
| 33 | WP | Write protect | 67 | CD 2 | Card detect 2 |
| 34 | GND | Ground | 68 | GND | Ground |

FLASH MEMORY CARDS

**FUNCTIONAL DESCRIPTION**

The operating mode of the card is determined by five active low control signals ($\overline{\text{REG}}$, $\overline{\text{CE1}}$, $\overline{\text{CE2}}$, $\overline{\text{OE}}$, $\overline{\text{WE}}$), three supply voltages (V_{CC} , V_{PP1} , V_{PP2}) and control registers located in each memory IC.

Common memory function

When the $\overline{\text{REG}}$ signal is set to a high level common memory is selected.

Read only mode

When the voltages applied to both V_{PP1} and V_{PP2} are less than the voltage applied to V_{CC} (i. e. $V_{\text{PP}} = 0\text{V}$ to V_{CC}), the control registers of each memory IC are set to read only mode.

Operation of the card then depends on the four possible combinations of $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ (note/ $\overline{\text{WE}}$ should be set to a high level when the device is in read only mode except during combination (4) where it's condition is unimportant) :

(1) If $\overline{\text{CE1}}$ is set to a low level and $\overline{\text{CE2}}$ is set to a high level, the card will work as an eight bit data bus width card. Data can be accessed via the lower

half of the data bus (D0 to D7).

(2) If both $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ are set to a low level, data will be accessible via the full sixteen bit data bus width of the card. In this mode LSB of address bus (A0) is ignored.

(3) If $\overline{\text{CE1}}$ is set to a high level and $\overline{\text{CE2}}$ is set to a low level the odd bytes (only) can be accessed through upper half of the data bus (D8 to D15). This mode is useful when handling the odd (upper) bytes in a sixteen bit interface system. Note that A0 is also ignored in this operating condition.

(4) If $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ are set to a high level, the card will be in standby mode where it consumes low power. The data bus is kept high impedance.

When $\overline{\text{OE}}$ is set to a low level data can be read from the card, depending on the address applied and the setting of $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ as mentioned above, except under combination (4).

FLASH MEMORY CARDS

When \overline{OE} is set to a high level and \overline{WE} is set to a high level the card is in an output disable mode and the data bus will be in a high impedance state regardless of the condition of $\overline{CE1}$ and $\overline{CE2}$.

Read/write mode

When a programming voltage (V_{PPH}) is applied to either or both of V_{PP1} and V_{PP2} , read/write mode is enabled for the corresponding banks of memory IC's inside the card. V_{PP1} enables the Even Byte bank and V_{PP2} enables the Odd Byte bank.

By using the 4 combinations of $\overline{CE1}$ and $\overline{CE2}$ as descibed under Read only mode above the appropriate Data Out and Command/Data In bus selection can be made.

If \overline{OE} is set to a high level and \overline{WE} set to a low level, the control register will latch command data applied at the rising edge of the \overline{WE} signal. Note that more than one bus cycle may be required to latch the command and/or the related data – please refer to the Command Definition table.

If \overline{OE} is set to a low level and \overline{WE} is set to a high level the card data can be read from the card depending on the condition of the control register.

After latching the command data, the card will go into programming, erasure or other operation mode. For details please refer to the Command Definition table, each individual command's definition and the programming and erasure algorithms.

Attribute memory

When \overline{REG} is set to a low level attribute memory is selected.

The card then outputs FFh on the lower half of the data bus (D0 to D7) when the following conditions are applied :

- (1) $\overline{CE1}$: low level, $\overline{CE2}$: high level, \overline{OE} : low level, \overline{WE} : high level, A0 : low level
- (2) $\overline{CE1}$: low level, $\overline{CE2}$: low level, \overline{OE} : low level, \overline{WE} : high level.

Write protect mode

The card has a write protect switch on the opposite edge to the connector edge. When it is switched on, the card will be placed into a write protect mode, where data can be read from the card but it cannot be written to it. The WP output pin is set to a high level when the card is in write protect mode and V_{CC} is applied. When the card is not in write protect mode the WP output pin is set to a low level when V_{CC} is applied. By reading the state of the WP output the host system can easily check whether the card is in write protect mode or not.