MITSUBISHI MICROCOMPUTERS

PRAMICIONE

M3818x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M3818x group is made up of 8-bit microcomputers based on the MELPS 740 core.

The M3818x group is designed mainly for VCR timer/function control, and include six 8-bit timers, a fluorescent display automatic display circuit, a PWM function, and an 8-channel A-D converter.

The various microcomputers in the M3818x group include variations of internal memory size and packaging. For details, see the section on part numbering.


FEATURES


•	Basic machine-language instructions
•	Memory size ROM
•	Programmable input/output ports 67 High-breakdown-voltage output ports 32 Interrupts 18 sources, 15 vectors

ullet	Timers 8-bit×6
•	Serial I/O ······Clock-synchronized 8-bit×2
	(Serial I/O1 has an automatic data transfer function)
•	PWM output circuit······14-bit×1
	8-bit×1(also functions as timer 6)
•	A-D converter······8-bit×8 channels
•	Fluorescent display function
	Segments 8 to 24
	Digits 4 to 16
•	2 Clock generation circuit
	Clock (X _{IN} -X _{OUT}) ······Internal feedback amplifier
	Sub clock $(X_{CIN}-X_{COUT})\cdots$ Internal amplifier without feedback
•	Supply voltage ···········4.0 to 5.5V
•	Low power dissipation
	In high-speed operation ·······38mW
	(at 6.3MHz oscillation frequency)
	In low-speed operation $\cdots 300 \mu W$
	(at 32kHz oscillation frequency)
•	Operating temperature range ····· −10 to 85°C

APPLICATIONS

VCRs, microwave ovens, domestic appliances, ECRs, etc.







M3818x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Function	Alternate Function		
			Alternate Function		
V _{CC} , V _{SS}	Power supply	Power supply inputs 4 0 to 5 5V to V _{CC} , and 0V to V _{SS} .			
V _{EE}	Pull-down power input	Applies voltage supplied to pull-down resistors of ports P0,	P3 and 8		
V _{REF}	Analog reference voltage input	Reference voltage input pin for A-D converter			
AV _{ss}	Analog power supply	GND input pin for A-D converter Keep at the same potential	al as V _{SS}		
RESET	Reset input		L" level for more than $2\mu s$ under high-speed operating connot released until the X_{CIN} - X_{COUT} clock has had time to standard		
X _{IN}	Clock input		circuit. It consist of internal feedback amplifier. Connect a		
Хоит	Clock output	used, connect the clock source to the X _{IN} pin and leave the			
X _{CIN}	Sub clock input	Connect a ceramic resonator or quartz crystal and external	tion circuit. It consist of internal amplifier without feedback feedback resistor between the X_{CIN} and X_{COUT} pins. If an ex-		
X _{COUT}	Sub clock output	ternal clock is used, connect the clock source to the X _{CIN} used as the system clock	pin and leave the X_{COUT} pin open. This clock can also be		
P0 ₀ /DIG ₈ — P0 ₇ /DIG ₁₅	Output port P0	An 8-bit output port The output structure is high-breakdown-voltage P-channel open drain with internal pull-down resistors connected between the output and the V_{EE} pin Are "L" at reset	FLD automatic display pins		
P1 ₀ —P1 ₇	I/O port P1	An 8-bit CMOS I/O port An I/O direction register allows each pin to be individually programmed as either input or output At reset this port is set to input mode The input levels are CMOS compatible			
P2 ₀ -P2 ₇	I/O port P2	An 8-bit CMOS I/O port with the same function as port P1	The input levels are TTL compatible		
P3 ₀ /SEG ₁₆ / DIG ₀ —P3 ₇ / SEG ₂₃ /DIG ₇	Output port P3	An 8-bit output port with the same function as port P0	FLD automatic display pins		
P4 ₀ /INT ₀	Input port P4 ₀	A 1-bit CMOS input port	External interrupt input pin		
P4 ₁ /INT ₁ — P4 ₄ /INT ₄	I/O port P4	A 7-bit CMOS I/O port with the same function as port P1, with CMOS compatible input levels	External interrupt input pins		
P4 ₅					
P4 ₆ /T1 _{OUT} , P4 ₇ /T3 _{OUT}			Timer output pin		
P5 ₀ /S _{IN1} , P5 ₁ /S _{OUT1} ,	I/O port P5	An 8-bit I/O port with the same function as port P1 The output structure of this port is N-channel open drain, and	Serial I/O1 I/O pins		
$P5_2/S_{CLK11}$, $P5_3/\overline{S}_{RDY1}$ / \overline{CS}/S_{CLK12}		the input levels are CMOS compatible Keep the input voltage of this port between 0V and $V_{\rm CC}$			
P5 ₄ /S _{IN2} , P5 ₅ /S _{OUT2} , P5 ₆ /S _{CLK2} , P5 ₇ /S _{RDY2}			Serial I/O2 I/O pins		



M3818x Group


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Function	
Pin	Name	runction	Alternate Function
P6 ₀ /PWM ₀	I/O port P6	An 8-bit CMOS I/O port with the same function as port P1, with CMOS compatible input levels	14-bit PWM output pin
P6 ₁ /PWM ₁		with CMOS compatible input levels	8-bit PWM output pin
P6 ₂ /CNTR ₀ , P6 ₃ /CNTR ₁			Event counter input pins
P6 ₄ P6 ₇			
P7 ₀ /AN ₀ — P7 ₇ /AN ₇	I/O port P7	An 8-bit CMOS I/O port with the same function as port P1, with CMOS compatible input levels	A-D converter input pins
P8 ₀ /SEG ₀ — P8 ₇ /SEG ₇	I/O port P8	An 8-bit I/O port with the same function as port P1. The output structure of this port is P-channel open drain, and the input levels are CMOS compatible. Please note that this port does not have internal pull-down resistors.	FLD automatic display pins
P9 ₀ /SEG ₈ — P9 ₃ /SEG ₁₁	I/O port P9	A 4-bit I/O port with the same function as port P1. The output structure of this port is P-channel open drain, and the input levels are CMOS compatible. This port has internal pull-down resistors.	FLD automatic display pins
P9 ₄ /SEG ₁₂ — P9 ₇ /SEG ₁₅	Output port P9	A 4-bit output port with the same function as port P0	FLD automatic display pins
PA ₀ -PA ₇	I/O port PA	An 8-bit CMOS I/O port with the same function as port P1, v	with CMOS compatible input levels
PB ₀ , PB ₁	Input port PB	A 2-bit CMOS input port	



PART NUMBERING






GROUP EXPANSION

Mitsubishi plans to expand the M3818x group as follows:

- (1) Support for mask ROM, one-time programmable, and EPROM versions
- (2) ROM/PROM size ······· 32K to 40K bytes RAM size ······ 640 bytes
- (3) Packages
 100P6S·····Plastic molded QFP
 100D0····Window type ceramic LCC



The development schedule and other details of products under development may be revised without notice



FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

Microcomputers of the M3818x group use the standard MELPS 740 instruction set. Refer to the table of MELPS 740 addressing modes and machine instructions, or the MELPS 740 Software Manual for details on the instruction set.

Machine-resident MELPS 740 instructions are as follows:

The STP, WIT, MUL and DIV instructions can be used.


The FST and SLW instructions are not available for use.

CPU MODE REGISTER

The CPU mode register is allocated to address 003B₁₆. Bits 0 and 1 of this register are processor mode bits and should always be set to "0".

The CPU mode register contains the stack page selection

For details of the X_{COUT} drivability selection bit, main clock stop bit, and internal system clock selection bit, see the section on the clock generation circuit.



Structure of CPU mode register



MEMORY

· Special Function Register (SFR) Area

The Special Function Register area contains registers which control functions such as I/O ports and timers, and is located in the zero page area.

RAM

RAM is used for data storage as well for stack area.

ROM

The first 128 bytes and the last two bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 0000₁₆ to 00FF₁₆ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area. The zero page addressing mode can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with only 2 bytes.

Special Page

The 256 bytes from addresses FF00₁₆ to FFFF₁₆ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with only 2 bytes.




Fig. 2 Memory map diagram



000016	Port P0 (P0)	002016	Timer 1 (T1)
000116		002116	Timer 2 (T2)
000216	Port P1 (P1)	002216	Timer 3 (T3)
000316	Port P1 direction register (P1D)	002316	Timer 4 (T4)
000416	Port P2 (P2)	002416	Timer 5 (T5)
000516	Port P2 direction register (P2D)	002516	Timer 6 (T6)
000616	Port P3 (P3)	002616	
000716		002716	Timer 6 PWM register (T6PWM)
000816	Port P4 (P4)	002816	Timer 12 mode register (T12M)
000916	Port P4 direction register (P4D)	002916	Timer 34 mode register (T34M)
000A ₁₆	Port P5 (P5)	002A ₁₆	Timer 56 mode register (T56M)
000B ₁₆	Port P5 direction register (P5D)	002B ₁₆	PWM control register (PWMCON)
000C ₁₆	Port P6 (P6)	002C ₁₆	PWM register (upper)(PWMH)
000D ₁₆	Port P6 direction register (P6D)	002D ₁₆	PWM register (lower)(PWML)
000E ₁₆	Port P7 (P7)	002E ₁₆	
000F ₁₆	Port P7 direction register (P7D)	002F ₁₆	
001016	Port P8 (P8)	003016	A-D control register (ADCON)
001116	Port P8 direction register (P8D)	003116	A-D conversion register (AD)
001216	Port P9 (P9)	003216	Port P3 segment/digit switching register (P3SDR)
001316	Port P9 direction register (P9D)	003316	Port P0 digit/port switching register (P0DPR)
001416	Port PA (PA)	003416	Port P8 segment/port switching register (P8SPR)
001516	Port PA direction register (PAD)	003516	Key-scan blanking register (KSCN)
001616	Port PB (PB)	0036 ₁₆	FLDC mode register (FLDM)
001716		003716	FLD data pointer (FLDDP)
001816	Serial I/O automatic transfer data pointer (SIODP)	003816	High-breakdown-voltage port control register (HVPC)
001916	Serial I/O1 control register (SIO1CON)	003916	
001A ₁₆	Serial I/O automatic transfer control register (SIOAC)	003A ₁₆	Interrupt edge selection register (INTEDGE)
001B ₁₆	Serial I/O1 register (SIO1)	003B ₁₆	CPU mode register (CUPM)
001C ₁₆	Serial I/O automatic transfer interval register (SIOAI)	003C ₁₆	Interrupt request register 1 (IREQ1)
001D ₁₆	Serial I/O2 control register (SIO2CON)	003D ₁₆	Interrupt request register 2 (IREQ2)
001E ₁₆		003E ₁₆	Interrupt control register 1 (ICON1)
001F ₁₆	Serial I/O2 register (SIO2)	003F ₁₆	Interrupt control register 2 (ICON2)

Fig. 3 Memory map of special function register (SFR)

I/O PORTS

Direction Registers

The M3818x group microprocessors have 67 programmable I/O pins arranged in nine I/O ports (ports P1, P2, P4 $_1$ -P4 $_7$, P5-P8, P9 $_0$ -P9 $_3$ and PA). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input or output.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set for output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

· High-Breakdown-Voltage Output Ports

The M3818x group microprocessors have four ports with high-breakdown-voltage pins (ports P0, P3, P8, P9). The high-breakdown-voltage ports have P-channel open drain output with a breakdown voltage of $V_{\rm CC}-40V$. Each pin in Ports P0, P3, and P9 has an internal pull-down resistor connected to $V_{\rm EE}$. Port P8 has no internal pull-down resistors and external resistors should be used if necessary. At reset, the P-channel output transistor of each port latch is turned off, so it is forced to the level of $V_{\rm EE}$ by the pull-down resistor.

Writing "1" to bit 0 of the high-breakdown-voltage port control register (address 0038₁₆) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).



Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P0 ₀ /SEG ₈ — P0 ₃ /DIG ₁₁			High-breakdown-voltage P-channel	FLD automatic	FLDC mode register High-breakdown- voltage port control register	(1)
P0 ₄ /SEG ₁₂ — P0 ₇ /SEG ₁₅	Port P0	Output	open-drain output with pull-down resistor	display function	FLDC mode register Digit/port switching register High-breakdown- voltage port control register	(2)
P1 ₀ —P1 ₇	Port P1	Input/output, individual bits	CMOS level input CMOS 3-state output			(3)
P2 ₀ —P2 ₇	Port P2	Input/output, individual bits	TTL level input CMOS 3-state output			(3)
P3 ₀ /SEG ₁₆ / DIG ₁₆ —P3 ₇ / SEG ₂₃ /DIG ₇	Port P3	Output	High-breakdown- voltage P-channel open-drain output with pull-down resistor	FLD automatic display function	FLDC mode register Segment/digit switching register High-breakdown- voltage port control register	(4)
P4 ₀ /INT ₀		Input	CMOS level input	External interrupt input	Interrupt edge selection register	(5)
P4 ₁ /INT ₁ — P4 ₄ /INT ₄	NT ₄ Port P4	1		External interrupt input	Interrupt edge selection register	(6)
P4 ₅ P4 ₆ /T1 _{OUT} , P4 ₇ /T3 _{OUT}		individual bits	CMOS 3-state output	Timer output	Timer 12 mode register Timer 34 mode register	(3)
P5 ₀ /S _{IN1} , P5 ₁ /S _{OUT1} ,	P5 ₀ /S _{IN1} ,				Serial I/O1 control register	(8)
P5 ₂ /S _{CLK1} , P5 ₃ /S _{RDY1} /		Input/output,	CMOS level input	Serial I/O1 function I/O	Serial I/O automatic transfer control	(9)
CS/S _{CLK12} P5 ₄ /S _{IN2} ,	Port P5	individual bits	N-channel open-drain output		register	(8)
P5 ₅ /S _{OUT2} , P5 ₆ /S _{CLK2} ,				Serial I/O2 function I/O	Serial I/O2 control register	(9)
P5 ₇ /S _{RDY2}						(10)
P6 _o /PWM _o				14-bit PWM output	PWM control register PWML register PWMH register	(11)
P6 ₁ /PWM ₁	Port P6	Input/output, individual bits	CMOS level input CMOS 3-state output	8-bit PWM output	Timer 56 mode register Timer 6 PWM register	(7)
P6 ₂ /CNTR ₀ , P6 ₃ /CNTR ₁				External count input	Interrupt edge selection register	(6)
P6 ₄ — P6 ₇		I mout (autout	CMOS lovel mout			(3)
P7 ₀ /AN ₀ — P7 ₇ /AN ₇	Port P7	Input/output, individual bits	CMOS level input CMOS 3-state output	A-D converter input	A-D control register	(12)
P8 ₀ /SEG ₀ — P8 ₇ /SEG ₇	Port P8	Input/output, individual bits	CMOS level input High-breakdown- voltage P-channel open-drain output without pull-down resistor	FLD automatic display function	FLDC mode register Segment/port switching register High-breakdown- voltage port control registor	(13)

Note. Make sure that the input level at each pin is either 0V or V_{CC} during execution of the STP instruction If an input level is at an intermediate potential, a current will flow in the input-stage gate



M3818x Group

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P9 ₀ /SEG ₈ — P9 ₃ /SEG ₁₁	Port P9	Input/output, individual bits	CMOS level input High-breakdown- voltage P-channel open-drain output with pull-down resistor	FLD automatic	FLDC mode register High-breakdown- voltage port control	(14)
P9 ₄ /SEG ₁₂ — P9 ₇ /SEG ₁₅		Output	High-breakdown- voltage P-channel open-drain output with pull-down resistor		registor	(15)
PA ₀ —PA ₇	Port PA	Input/output, individual bits	CMOS level input CMOS 3-state output			(3)
PB ₀ , PB ₁	Port PB	Input	CMOS level input			(16)






Fig. 4 Port block diagram (1)




Fig. 5 Port block diagram (2)

INTERRUPTS

A total of 18 source can generate interrupts: 5 external, 12 internal, and 1 software.

Interrupt Control

Each interrupt is controlled by its interrupt request bit, its interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt is generated if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software.

The I flag disables all interrupts except for the BRK instruction interrupt.

Interrupt Operation

When an interrupt is received, the program counter and processor status register are automatically pushed onto the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

· Notes on Use

If you will change interrupt edge selection from rising edge to falling edge, interrupt request bit will be set to "1" automatically. Therefore, please make following process;

- (1) Disable INT which is selected.
- (2) Change INT edge selection.
- (3) Clear interrupt request which is selected.
- (4) Enable INT which is selected.

Table 1. Interrupt vector addresses and priorities

Interrupt Cause	Priority	Vector Addre	ess (Note 1)	Interrupt Request	Remarks
interrupt Cause	Filonity	High	Low	Generation Conditions	hemarks
Reset (Note 2)	1	FFFD ₁₆	FFFC ₁₆	At reset	Non-maskable
INT _o	2	FFFB ₁₆	FFFA ₁₆	At detection of either rising or falling edge of INT ₀ input	External interrupt (active edge selectable)
INT ₁	3	FFF9 ₁₆	FFF8 ₁₆	At detection of either rising or falling edge of INT ₁ input	External interrupt (active edge selectable)
INT ₂	4	FFF7 ₁₆	FFF6 ₁₆	At detection of either rising or falling edge of INT ₂ input	External interrupt (active edge selectable)
Serial I/O1	_			At end of data transfer	Valid when serial I/O normal mode is selected
Serial I/O automa- tic transfer	5	FFF5 ₁₆	FFF4 ₁₆	At end of final data transfer	Valid when serial I/O automatic transfer mode is selected
Serial I/O2	6	FFF3 ₁₆	FFF2 ₁₆	At end of data transfer	
Timer 1	7	FFF1 ₁₆	FFF0 ₁₆	At timer 1 overflow	
Timer 2	8	FFEF ₁₆	FFEE ₁₆	At timer 2 overflow	STP release timer overflow
Timer 3	9	FFED ₁₆	FFEC ₁₆	At timer 3 overflow	
Timer 4	10	FFEB ₁₆	FFEA ₁₆	At timer 4 overflow	
Timer 5	11	FFE9 ₁₆	FFE8 ₁₆	At timer 5 overflow	
Timer 6	12	FFE7 ₁₆	FFE6 ₁₆	At timer 6 overflow	
INT ₃	13	FFE5 ₁₆	FFE4 ₁₆	At detection of either rising or falling edge of INT ₃ input	External interrupt (active edge selectable)
INT ₄	14	FFE3 ₁₆	FFE2 ₁₆	At detection of either rising or falling edge of INT ₄ input At end of A-D conversion	External interrupt valid when INT4 inter- rupt is selected (active edge selectable) Valid when A-D interrupt is
FLD blanking	4.5			At fall of final digit	valid when FLD blanking inter- rupt is selected
FLD digit	15	FFE1 ₁₆	FFE0 ₁₆	At rise of each digit	Valid when FLD digit interrupt is selected
BRK instruction	16	FFDD ₁₆	FFDC ₁₆	At BRK instruction execution	Non-maskable software interrupt

Note 1. Vector addresses contain interrupt jump destination addresses



^{2.} Reset function in the same way as an interrupt with the highest priority




Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers



TIMERS

Microcomputers of the M3818x group have six built-in timers. The timers count down. Once a timer reaches 00_{16} , the next count pulse loads the contents of the corresponding timer latch into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock ϕ can be set to either highspeed mode or low-speed mode by the CPU mode register.

• Timer 1 and Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

Timer 1 can also output a rectangular waveform from the $P4_6/T1_{OUT}$ pin. The waveform changes polarity each time timer 1 overflows.

The active edge of the external signal CNTR₀ can be set by the interrupt edge selection register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to FF₁₆, and timer 2 is set to 01₁₆.

• Timer 3 and Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the $P4_7/T3_{OUT}$ pin. The waveform changes polarity each time timer 3 overflows.

The active edge of the external signal CNTR₁ can be set by the interrupt edge selection register.

Timer 5 and Timer 6

The count sources of timer 5 and timer 6 can be selected by setting the timer 56 mode register.

Timer 6 can also output a rectangular waveform from the $P6_1/PWM_1$ pin. The waveform changes polarity each time timer 6 overflows.

• Timer 6 PWM₁ Mode

Timer 6 can also output a rectangular waveform of n cycles high and m cycles low. The n is the value set in timer latch 6 (address 0025_{16}) and m is the value in the timer 6 PWM register (address 0027_{16}). If n is "0", the PWM₁ output is "L", if m is "0" and n is not "0", then the PWM₁ output is "H". In PWM mode, interrupts are generated at the rising edge of the PWM₁ output.






Fig. 8 Timer block diagram




Fig. 9 Structure of timer-related registers




Fig. 10 Timing in timer 6 PWM₁ mode



SERIAL I/O

Microcomputers of the M3818x group have two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2).

Serial I/O1 has a built-in automatic transfer function.Normal serial operation can be set via the serial I/O automatic transfer control register (address 001A₁₆).

Serial I/O2 can only be used in normal operation mode. The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (addresses 0019_{16} and $001D_{16}$).




Fig. 11 Serial I/O block diagram

(**Serial I/O Control Registers**) SIO1CON, SIO2CON Each of the serial I/O control registers (addresses 0019₁₆ and 001D₁₆) contains seven bits that select various control parameters of the serial I/O function.




Fig. 12 Structure of serial I/O control registers



(1) Operation in Normal Serial I/O Mode

Either an internal clock or an external clock can be selected as the synchronization clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, giving a choice of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address $001B_{16}$ or $001F_{16}$). After eight bits have been transferred, the S_{OUT} pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift while the transfer clock is input. In this case, note that the S_{OUT} pin does not go to high impedance at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.




Fig. 13 Serial I/O timing in normal mode (for LSB first)

(2) Serial I/O Automatic Transfer Mode

The serial I/O1 function has an automatic transfer function. For automatic transfer, switch to the automatic transfer mode by setting the serial I/O automatic transfer control register (address $001A_{16}$).

The following memory spaces are added to the circuits used for the serial I/O1 function in ordinary mode, to enable automatic transfer mode:

- 32 bytes of serial I/O automatic transfer RAM
- A serial I/O automatic transfer control register
- A serial I/O automatic transfer interval register
- · A serial I/O automatic transfer data pointer

When using serial I/O automatic transfer, set the serial I/O control register (address 0019_{16}) in the same way as for ordinary mode. However, note that if external clock is selected and bit 4 (the \overline{S}_{RDY1} output selection bit) of the serial I/O1 control register is set to "1", port P5₃ becomes the \overline{CS} input pin.

(Serial I/O Automatic Transfer Control Register) SIOAC

The serial I/O automatic transfer control register (address 001A₁₆) contains four bits that select various control parameters for automatic transfer.




Fig. 14 Structure of serial I/O automatic transfer control register




(Serial I/O Automatic Transfer Data Pointer) SIODP

The serial I/O automatic transfer data pointer (address 0018_{16}) contains five bits that indicate addresses in serial I/O automatic transfer RAM (each address in memory is actually the value in the serial I/O automatic transfer data pointer plus 0100_{16}).

Set the serial I/O automatic transfer data pointer to (the number of transfer data-1), to specify the storage position of the start of data.

Serial I/O Automatic Transfer RAM

The serial I/O automatic transfer RAM is the 32 bytes from address 0100_{16} to address $011F_{16}$.



Setting of Serial I/O Automatic Transfer Data
 When data is stored in the serial I/O automatic transfer
 RAM, it is stored with the start of the data at the address
 set by the serial I/O automatic transfer data pointer and
 the end of the data at address 0100₁₆.

(Serial I/O Automatic Transfer Interval Register)

The serial I/O automatic transfer interval register (address 001C₁₆) consists of a 5-bit counter that determines the transfer interval Ti during automatic transfer.

If a value n is written to the serial I/O automatic transfer interval register, a value of $Ti = (n+2) \times Tc$ is generated, where Tc is the length of one bit of the transfer clock. However, note that this transfer interval setting is only valid when internal clock has been selected as the clock source.

Fig. 15 Bit allocation of serial I/O automatic transfer RAM




Fig. 16 Serial I/O automatic transfer interval timing



Setting of Serial I/O Automatic Transfer Timing

Use the serial I/O1 control register (address 0019_{16}) and the serial I/O automatic transfer interval register (address $001C_{16}$) to set the timing of serial I/O automatic transfer.

The serial I/O1 control register sets the transfer clock speed, and the serial I/O automatic transfer interval register sets the serial I/O automatic transfer interval.

This setting of transfer interval is valid only when internal clock is selected as the clock source.

· Start of Serial I/O Automatic Transfer

Automatic transfer mode is set by writing "1" to bit 0 of the serial I/O automatic transfer control register (address 001A₁₆), then automatic transfer starts when "1" is written to that bit. Bit 1 of the serial I/O automatic transfer control register is always "1" during automatic transfer; writing "0" to it is one way to end automatic transfer.

Operation in Serial I/O Automatic Transfer Modes There are two modes for serial I/O automatic transfer: full duplex mode and transmit-only mode. Either internal or external clock can be selected for each of these modes

(2.1) Operation in Full Duplex Mode

In full duplex mode, data can be transmitted and received at the same time. Data in the automatic transfer RAM is sent in sequence and simultaneously receive data is written to the automatic transfer RAM, in accordance with the serial I/O automatic transfer data pointer.

The transfer timing of each bit is the same as in ordinary operation mode, and the transfer clock stops at "H" after eight transfer clocks are counted. If internal clock is selected, the transfer clock remains at "H" for the time set by the serial I/O automatic transfer interval register, then the data at the next address indicated by the serial I/O automatic transfer data pointer is transferred. If external clock is selected, the setting of the automatic transfer interval register is invalid, so the user must ensure that the transfer clock is controlled externally.

Data transfer ends when the contents of the serial I/O automatic transfer pointer reach "00₁₆". At that point, the serial I/O automatic transfer interrupt request bit is set to "1" and bit 1 of the serial I/O automatic transfer control register is cleared to "0" to complete the serial I/O automatic transfer.

(2.2) Operation in Transmit-Only Mode

The operation in transmit-only mode is the same as that in full duplex mode, except that data is not transferred from the serial I/O1 register to the serial I/O automatic transfer RAM.




Fig. 17 Serial I/O1 register in full duplex mode

(2.3) If Internal Clock is Selected

If internal clock is selected, the P5 $_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$ pin can be used as the $\overline{S_{RDY1}}$ pin by setting the SC1 $_4$ bit to "1". If internal clock is selected, the P5 $_3$ pin can be used as the synchronization clock output pin S_{CLK12} by setting the SIOAC $_3$ bit to "1". In this case, the S_{CLK11} pin is at high impedance.

Select the function of the P5 $_3$ / \overline{S}_{RDYI} / \overline{CS} / S_{CLK12} and P5 $_2$ / S_{CLK11} pins by setting bit 3 (SC1 $_3$), bit 4 (SC1 $_4$), and bit 6 (SC1 $_6$) of the serial I/O1 control register (address 0019 $_{16}$) and bit 3 (SIOAC $_3$) of the serial I/O automatic transfer control register (address 001A $_{16}$). (See Table 2.)

If using the S_{CLK11} and S_{CLK12} pins for switching, set the $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$ pin to $P5_3$ by setting the $SC1_4$ bit to "0", and set the $P5_3$ direction register to input mode.

Make sure that the SIOAC₃ bit is switched after automatic transfer is completed, while the transfer clock is still "H".

Table 2. S_{CLK11} and S_{CLK12} selection

SC1 ₆	SC1₄	SC3 ₃	SIOAC ₃	P5 ₂ /S _{CLK11}	P5 ₃ /S _{CLK12}
			. 0	S _{CLK11}	P5 ₃
1	0	1	1	Hıgh	
			'	ımpedanse	S _{CLK12}

Note. $SC1_3$: Serial I/O1 port selection bit $SC1_4$: $\overline{S_{RDY1}}$ output selection bit

SC1₆: Synchronization clock selection bit

SIOAC₃: Synchronization clock output pin selection bit




Fig. 18 Timing during serial I/O automatic transfer (internal clock selected, \overline{S}_{RDY} used)




Fig. 19 Timing during serial I/O automatic transfer (internal clock selected, S_{CLK11} and S_{CLK12} used)



(2.4) If External Clock is Selected

If an external clock is selected, the internal clock and the transfer interval set by the serial I/O automatic transfer interval register are invalid, but the serial I/O output pin S_{OUT} and the internal transfer clock can be controlled from the outside by setting the $\overline{S_{\text{RDY1}}}$ and $\overline{\text{CS}}$ (input) pins.

When the $\overline{\text{CS}}$ input is "L", the S_{OUT} $\overline{\text{pin}}$ and the internal transfer clock are enabled. When the $\overline{\text{CS}}$ input is "H", the S_{OUT} $\overline{\text{pin}}$ is at high impedance and the internal transfer clock is at "H".

Select the function of the $P5_3/S_{RDY1}/\overline{CS}/S_{CLK12}$ pin by setting bit 4 (SC1₄) and bit 6 (SC1₆) of the serial I/O1 control register (address 0019₁₆) and bit 0 (SIOAC₀) of the serial I/O automatic transfer control register (address 001A₁₆).

Make sure that the $\overline{\text{CS}}$ pin switches from "L" to "H" or from "H" to "L" while the transfer clock (S_{CLK} input) is "H" after one byte of data has been transferred

If external clock is selected, make sure that the external clock goes "L" after at least nine cycles of the internal system clock ϕ after the start bit is set. Leave at least 11 cycles of the system clock ϕ free for the transfer interval after one byte of data has been transferred.

If \overline{CS} input is not being used, note that the S_{OUT} pin will not go high impedance, even after transfer is completed.

If \overline{CS} input is not being used, or if \overline{CS} is "L", control the external clock because the data in the serial I/O register will continue to shift while the external clock is input, even after the completion of automatic transfer. (Note that the automatic transfer interrupt request bit is set and bit 1 of the automatic transfer register is cleared at the point at which the specified number of bytes of data have been transferred.)

Table 3. P5₃/S_{RDY1}/CS selection

SC1 ₆	SC1₄	SIOAC ₀	P5 ₃ /S _{RDY1} /CS
	0	×	P5 ₃
0	1	0	S _{RDY1}
	1	1	CS

Note. SC1₄: S_{RDY1} output selection bit SC1₆: Synchronization clock selection bit SIOAC₀: Automatic transfer control bit




Fig. 20 Timing during serial I/O automatic transfer (external clock selected)

PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

Microcomputers of the M3818x group have a PWM function with a 14-bit resolution. When the oscillation frequency X_{IN} is 4MHz, the minimum resolution bit width is 500ns and the cycle period is 8192 μ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the X_{IN} clock.

The explanation in the rest of this data sheet assumes $X_{IN} = 4MHz$




Fig. 21 PWM block diagram

(1) Data Set-up

The PWM output pin also functions as port P6 $_0$. Set port P6 $_0$ to be the PWM output pin by setting bit 0 of the PWM mode register (address $002B_{16}$). The upper eight bits of output data are set in the upper PWM register PWMH (address $002C_{16}$) and the lower six bits are set in the lower PWM register PWML (address $002D_{16}$).

(2) Transfer From Register to Latch

Data written to the PWML register is transferred to the PWM latch once in each PWM period (every $8192\mu s$), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every $128\mu s$). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

Table 4. Relationship between lower 6 bits of data and period set by the ADD bit

Lower 6 Bits of Data(PWML)	Sub-periods tm Lengthened (m =0 to 63)
0 0 0 0 0 LSB	None
000001	m=32
000010	m=16, 48
000100	m = 8, 24, 40, 56
001000	m=4,12,20,28,36,44,52,60
010000	m= 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m=1,3,5,7,

(3) PWM Operation

The timing of the 14-bit PWM function is shown in Fig. 24. The 14-bit PWM data is divided into the lower six bits and the upper eight bits in the PWM latch.

The upper eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is $256 \times \tau$ ($128\mu s$) long. The signal is "H" for a length equal to N times τ , where τ is the minimum resolution (500ns).

The contents of the lower six bits of data enable the lengthening of the high signal by τ (500ns). As shown in Fig. 21, the six bits of PWML determine which sub-cycles are lengthened.

As shown in Fig. 24, the leading edge of the pulse is lengthened. By changing the length of specific sub-periods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

For example, if the upper eight bits of the 14-bit data are 03₁₆ and the lower six bits are 05₁₆, the length of the "H"-level output in sub-periods t_8 , t_{24} , t_{32} , t_{40} , and t_{56} is 4 τ , and its length 3 τ in all other sub-periods.




Fig. 22 PWM timing






Fig. 23 Structure of PWM mode register




Fig. 24 14-bit PWM timing



A-D CONVERTER

The functional blocks of the A-D converter are described below.

(A-D Conversion Register) AD

The A-D conversion register is a read-only register that contains the result of an A-D conversion. This register should not be read during an A-D conversion.

(A-D Control Register) ADCON

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion.

[Comparison Voltage Generator]

The comparison voltage generator divides the voltage between $AV_{\rm SS}$ and $V_{\rm REF}$ by 256, and outputs the divided voltages.

[Channel Selector]

The channel selector selects one of the input ports $P7_7/AN_7$ to $P7_0/AN_0$.

(Comparator and Control Circuit)

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is complete, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to "1".

Note that the comparator is constructed linked to a capacitor, so set $f(X_{IN})$ to at least 500kHz during A-D conversion.




Fig. 25 Structure of A-D control register




Fig. 26 A-D converter block diagram



FLD CONTROLLER

Microcomputers of the M3818x group have fluorescent display (FLD) drive and control circuits.

The FLD controller consists of the following components:

- · 24 pins for segments
- 16 pins for digits
- FLDC mode register
- · FLD data pointer
- · FLD data pointer reload register

- · Port P3 segment/digit switching register
- Port P0 digit/port switching register
- Port P8 segment/port switching register
- · Key-scan blanking register
- 48-byte FLD automatic display RAM

Eight to twenty-four pins can be used as segment pins and four to sixteen pins can be used as digit pins.

Note that only 32 pins (maximum) can be used as segment and digit pins.




Fig. 27 FLD control circuit block diagram



FLDC Mode Register (FLDM)

The FLDC mode register (address 0036₁₆) is a seven bit control register which is used to control the FLD automatic display.

Key-scan Blanking Register (KSCN)

The key-scan blanking register (address 0035_{16}) is a two bit register which sets the blanking period T_{SCAN} between the last digit and the first digit of the next cycle.




Fig. 28 Structure of FLDC mode register (FLDM)




Fig. 29 Structure of key-scan blanking register (KSCN)

FLD Automatic Display Pins

The FLD automatic display function of Ports P3, P0, P9, and P8 is selected by setting the automatic display control bit of

the FLDC mode register (address 0036₁₆) to "1". When using the FLD automatic display mode, set the number of segments and digits for each port.

Table 5. Pins in FLD automatic display mode

Port Name	Automatic Display Pins	Setting Method		
P8 ₀ -P8 ₇	$SEG_0 ext{-}SEG_7$ or $P8_0 ext{-}P8_7$	The individual bits of the segment/port switching register (address 0034 ₁₆) can be used to set each pin to either segment ("1") or normal port input ("0")		
P9 ₀ -P9 ₇	SEG ₈ -SEG ₁₅	None (segment only)		
P3 ₀ -P3 ₇	$SEG_{16} ext{-}SEG_{23}$ or $DIG_0 ext{-}DIG_7$	The individual bits of the segment/digit switching register (address 0032 ₁₆) can be used to set each pin to segment ("1") or digit ("0") (Note)		
P0 ₀ -P0 ₃	DIG ₈ -DIG ₁₁	None (digit only)		
P0 ₄ -P0 ₇	DIG ₁₂ -DIG ₁₅ or P0 ₄ -P0 ₇	The individual bits of the digit/port switching register (address 0033 ₁₈) can be used to set each pin to digit ("1") or normal port output ("0") (Note)		

Note. Always set digits in sequence

Number of segments	16	8	16	24	16
Number of digits	4	12	10	8	16
	0 P8 ₀	0 P8 ₀	0 P8 ₀	1 SEG ₀	1 SEG ₀
	0 P8 ₁	0 P8 ₁	0 P8 ₁	1 SEG ₁	1 SEG₁
Dovid DO	0 P8 ₂	0 P8 ₂	0 P8 ₂	1 SEG ₂	1 SEG ₂
Port P8	0 P8 ₃	0 P8 ₃	0 P8 ₃	1 SEG₃	1 SEG ₃
(has segment/port switching register)	0 P8 ₄	0 P8 ₄	1 SEG₄	1 SEG ₄	1 SEG₄
switching register/	0 P8 ₅	0 P8 ₅	1 SEG ₅	1 SEG ₅	1 SEG ₅
	0 P8 ₆	0 P8 ₆	1 SEG ₆	1 SEG ₆	1 SEG ₆
	0 P8 ₇	0 P8 ₇	1 SEG ₇	1 SEG ₇	1 SEG ₇
	SEG ₈	SEG ₈	SEG ₈	SEG ₈	SEG ₈
	SEG ₁₀	SEG ₁₀	SEG ₁₀	SEG ₁₀	SEG ₁₀
Port P9	SEG ₁₁	SEG ₁₁	SEG ₁₁	SEG ₁₁	SEG ₁₁
(segment only)	SEG ₁₂	SEG ₁₂	SEG ₁₂	SEG ₁₂	SEG ₁₂
	SEG ₁₃	SEG ₁₃	SEG ₁₃	SEG ₁₃	SEG ₁₃
	SEG ₁₄	SEG ₁₄	SEG ₁₄	SEG ₁₄	SEG ₁₄
	SEG ₁₅	SEG ₁₅ \	SEG ₁₅	SEG ₁₅	SEG ₁₅
Port P3 (has segment/digit switching register)	1 SEG ₁₆ 1 SEG ₁₇ 1 SEG ₁₈ 1 SSG ₁₉ 1 SEG ₂₀ 1 SEG ₂₁ 1 SEG ₂₂ 1 SEG ₂₃	$ \begin{array}{c c} 0 & DIG_0 \to G12 \\ 0 & DIG_1 \to G11 \\ 0 & DIG_2 \to G10 \\ 0 & DIG_3 \to G9 \\ 0 & DIG_4 \to G8 \\ 0 & DIG_5 \to G7 \\ 0 & DIG_6 \to G6 \\ 0 & DIG_7 \to G5 \\ \end{array} . $		1 SEG ₁₆ 1 SEG ₁₇ 1 SEG ₁₈ 1 SEG ₁₉ 1 SEG ₂₀ 1 SEG ₂₁ 1 SEG ₂₂ 1 SEG ₂₃	0 DIG ₀ →G1 0 DIG ₁ →G1 0 DIG ₂ →G1 0 DIG ₃ →G1 0 DIG ₄ →G1 0 DIG ₅ →G1 0 DIG ₆ →G1 0 DIG ₇ →G9
Port P0 (has digit/port switching register)	$\begin{array}{c} DIG_8 \rightarrow G4 \\ DIG_9 \rightarrow G3 \\ DIG_{10} \rightarrow G2 \\ DIG_{11} \rightarrow G1 \\ \hline 0 PO_4 \\ \hline 0 PO_5 \\ \hline 0 PO_6 \\ \hline 0 PO_7 \\ \end{array}$	$\begin{array}{c c} DIG_8 \to G4 \\ DIG_9 \to G3 \\ DIG_{10} \to G2 \\ DIG_{11} \to G1 \\ \hline 0 & P0_4 \\ \hline 0 & P0_5 \\ \hline 0 & P0_6 \\ \hline 0 & P0_7 \\ \end{array}$	$\begin{array}{c} DIG_{8} \rightarrow G6 \\ DIG_{9} \rightarrow G5 \\ DIG_{10} \rightarrow G4 \\ DIG_{11} \rightarrow G3 \\ \hline 1 DIG_{12} \rightarrow G2 \\ 1 DIG_{13} \rightarrow G1 \\ 0 PO_{6} \\ \hline 0 PO_{7} \\ \end{array}$	$\begin{array}{c} DIG_{8} \rightarrow G8 \\ DIG_{9} \rightarrow G7 \\ DIG_{10} \rightarrow G6 \\ DIG_{11} \rightarrow G5 \\ \hline 1 DIG_{12} \rightarrow G4 \\ .1 DIG_{13} \rightarrow G3 \\ \hline 1 DIG_{14} \rightarrow G2 \\ \hline 1 DIG_{15} \rightarrow G1 \\ \end{array}$	$\begin{array}{c} DIG_8 \to G8 \\ DIG_9 \to G7 \\ DIG_{10} \to G \\ DIG_{11} \to G \\ DIG_{12} \to G \\ 1 \ DIG_{12} \to G \\ 1 \ DIG_{13} \to G \\ 1 \ DIG_{14} \to G \\ 1 \ DIG_{15} \to G \\ \\ 1 \ DIG_{15} \to G \\ \end{array}$

Fig. 30 Segment/digit setting example



FLD Automatic Display RAM

The FLD automatic display RAM area is the 48 bytes from addresses 0040_{16} to $006F_{16}$. The FLD automatic display RAM area can be used to store 3-byte data items for a maximum of 16 digits. Addresses 0040_{16} to $004F_{16}$ are used for P8 segment data, addresses 0050_{16} to $005F_{16}$ are used for P9 segment data, and addresses 0060_{16} to $006F_{16}$ are used for P3 segment data.

FLD Data Pointer and FLD Data Pointer Reload Register
The FLD data pointer indicates the data address in the
FLD automatic display RAM to be transferred to a segment, and the FLD data pointer reload register indicates
the address of the first digit of segment P9.

Both the FLD data pointer and the FLD data pointer reload register are allocated to address 0037₁₆ and are 6-bits wide. Data written to this address is written to the FLD data pointer reload register, data read from this address is read from the FLD data pointer.

The actual memory address is the value of the data pointer plus 40_{16} , 50_{16} , or 60_{16} .

The contents of the FLD data pointer indicate the start address of segment P9 at the start of automatic display. If segment P3 or P9 data is transferred to the segment, the FLD data pointer returns — 16; if segment P8 data is transferred, it returns — 31. After it reaches "00", the value in the FLD data pointer reload register is transferred to the FLD data pointer. In this way, three bytes of data for the P3, P9, and P8 segments of one digit are transferred.




Fig. 31 FLD automatic display RAM and bit allocation

MITSUBISHI

2 - 241

Data Setup

When data is stored in the FLD automatic display RAM, the end of segment P8 data is stored at address 0040_{16} , the end of segment P9 data is stored at address 0050_{16} , and the end of segment P3 data is stored at address 0060_{16} . The head of each of the segment P8, P9, and P3 data is stored at an address that is the number of digits—1 away from the corresponding address 0040_{16} , 0050_{16} , 0060_{16} .

Set the FLD data pointer reload register to the value given by the number of digits—1. "1" is always written to bit 5, and "0" is always written to bit 4. Note that "0" is always read from bit 5 or 4 during a read.

For 17 segments and 15 digits (FLD data pointer reload register=14) 2 0 3 1 Address 004016 004116 004216 004316 004416 004516 004616 004716 004816 004916 004A₁₆ 004B₁₆ 004C₁₆ 004D₁₆ 004E₁₆ 004F₁₆ 0050₁₆ 005116 005216 005316 005416 005516 005616 005716 005816 005916 005A₁₆ 005B₁₆ 005C₁₆ 005D₁₆ 005E₁₆ 005F₁₆ 006016 006116 006216 006316 006416 006516 006616 006716 006816 006916 006A₁₆ 006B₁₆ 006C₁₆ 006D₁₆

For 24 segments and 8 digits (FLD data pointer reload register=7)

Bit	·							
Address	7	6	5	4	3	2	1	0
0040 ₁₆	771	777	777	777	777	777	777	777
004016	///	<i>///</i>	///	///	///	///	///	//
0041 ₁₆	///	<i>///</i>	///	///	///	///	///	//
	///	<i>///</i>	///	///	///	///	///	///
0043 ₁₆	<i>///</i>	///	///	///	///	H/H	HH	///
0044 ₁₆	Y///	///	HH	$\mathcal{V}\mathcal{V}$	V//	$\langle // \rangle$	V///	///
0045 ₁₆	W/V	///	///	///	V//	V//	<i>Y//</i>	///
0046 ₁₆	<i>Y///</i>	<i>///</i>	///	///	VV	///	<i>Y//</i>	///
0047 ₁₆	VZZ		1///	///	///	$\angle \angle \angle$	///	$\angle \angle \angle$
0048 ₁₆								
004916								
004A ₁₆								
004B ₁₆								
004C ₁₆								
004D ₁₆								
004E ₁₆								
004F ₁₆								
005016	///	V//.	777,	///	777	////	///	///
005116	///	V//	V//.	///	1//	1//	///	///
005216	1//	V//	///	1//	1///	///	///	///
005316	///	V//	V//.	1//	1///	1///	///	///
0054 ₁₆	1//	V//	V//.	V//,	1///	1//	1//	1//
0055 ₁₆	1//	V//	V//	V//,	<i>\//</i>	<i>\//</i>	///	///
0056 ₁₆	///	///	V//.	V//,	<i>\//</i>	H/H	///	///
0057 ₁₆	///	\mathcal{H}	V//	<i>///</i>	$\forall //$	///	///	///
005716		1///	1///	///	///	<i>Y-Z-L</i>	<i>Y Z Z i</i>	///
0058 ₁₆								
005916								
005A ₁₆		-				-		
005B ₁₆		ļ						
005C ₁₆		1						
005D ₁₆			ļ					
005E ₁₆		.						
005F ₁₆	,,,	,,,	ļ,,,	, , ,	, , ,	, ,,		
006016	V//	V/L	\mathbb{Z}			V//	V/L	V/L
006116	V/L	\mathbb{Z}	\mathbb{Z}	1///		V//	$V/\!\!\!/$	$V/\!\!\!/$
006216	V Z	XZZ	X/Z			V/Z	V Z Z	V Z Z
006316	VZZ,	XZZ	XZZ	<i>YZZ</i>			VZZ	ZZ
006416	VZZ,	XZZ	XZZ	KZZ7		VZ7	VZZ	ZZZ
006516	V///	<i>X</i> ///	<i>X777</i>	1777	1777	V///	///	///
006616	777,	X///	1///	1///	1///	777	///	777
006716	V//,	X///	1///	1///	1///	777	V//	///
006816	T	T	T	ľ <i>′</i>	T /			<u> </u>
006916				†				
006A ₁₆	†		T				 	
006B ₁₆	 	 	†					
006C ₁₆	 	1	-				 	
		 	ļ	-				
006D ₁₆	 	 	-	-	<u> </u>	 		
006E ₁₆					ļ	-	ļ	
006F ₁₆	L	<u></u>	L					

Fig. 32 Example of using the FLD automatic display RAM.

Note. 777 Shaded areas are not used



006E₁₆

Timing Setting

The digit timing (T_{disp}) and digit/segment turn-off timing (T_{off}) can be set by the FLDC mode register (address 0036_{16}). The scan timing (T_{scan}) can be set by the keyscan blanking register (address 0035_{16}).

Note that flickering will occur if the repetition frequency $(1/(T_{disp} \times number of digits + T_{scan}))$ is an integral multiple of the digit timing T_{disp} .

FLD Start

To perform FLD automatic display, you have to use the following registers.

- Port P3 segment/digit switching register
- · Port P0 digit/port switching register
- · Port P8 segment/port switching register
- · Key-scan blanking register
- FLDC mode register
- FLD data pointer

Automatic display mode is activated by writing "1" to bit 0

of the FLDC mode register (address 0036_{16}), and the automatic display is started by writing "1" to bit 1.

During automatic display bit 1 always keeps "1", automatic display can be interrupted by writing "0" to bit 1.

If key-scan is to be performed by segment during the key-scan blanking period $T_{\mbox{scan}}$,

- Write "0" to bit 0 (automatic display control bit) of FLDC mode register (address 0036₁₆).
- Set the port corresponding to the segment to the normal port.
- After the key-scan is performed, write "1" (automatic display mode) to bit 0 of FLDC mode register (address 0036₁₆).

Note on performance of key-scan in the above 1 to 3 order.

- Do not write "0" to bit 1 of FLDC mode register (address 0036₁₆).
- 2. Do not write "1" to the port corresponding to the digit.




Fig. 33 FLDC timing



M3818x Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

After a reset, the microcomputer will start in high-speed operation start mode or low-speed operation start mode depending on a mask-programmable option.

· High-Speed Operation Start Mode

In high-speed operation start mode, reset occurs if the \overline{RESET} pin is held at an "L" level for at least $2\mu s$ then is returned to an "H" level (the power supply voltage should be between 4.0V and 5.5V). Both the X_{IN} and the X_{CIN} clocks begin oscillating. In order to give the X_{IN} clock time to stabilize, internal operation does not begin until after 13 X_{IN} clock cycles are complete. After the reset is completed, the program starts from the address contained in address FFFD16 (upper byte) and address FFFC16 (lower byte).

· Low-Speed Operation Start Mode

In low-speed operation start mode, reset occurs if the RESET pin is held at an "L" level for at least $2\mu s$ then is

returned to an "H" level (the power supply voltage should be between 2.8V and 5.5V). The $X_{\rm IN}$ clock does not begin oscillating. In order to give the $X_{\rm CIN}$ time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the $X_{\rm CIN}/16$ are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD₁₆ (upper byte) and address FFFC₁₆ (lower byte).

If the X_{CIN} clock is stable, reset will complete after approximately 250ms (assuming $f(X_{CIN})$ =32.768kHz). Immediately after a power-on, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used

· Note on Use

Make sure that the reset input voltage is no more than 0.8V in high-speed operation start mode, or no more than 0.5V in low-speed operation start mode.




Fig. 34 Power-on reset circuit example



		Address	Register contents	-		Address	Register contents
(1)	Port P0 register	(0000 ₁₆)	0016	(31)	Timer 12 mode register	(0028 ₁₆)	00 ₁₆
(2)	Port P1 register	(000216)	0016	(32)	Timer 34 mode register	(0029 ₁₆)	00 ₁₆
(3)	Port P1 direction register	(0003 ₁₆)	0016	(33)	Timer 56 mode register	(0 0 2 A ₁₆)···	0016
(4)	Port P2 register	(0004 ₁₆)	0016	(34)	PWM control register	(0 0 2 B ₁₆)···	0016
5)	Port P2 direction register	(0005 ₁₆)	0016	(35)	A-D control register	(0030 ₁₆)	08 ₁₆
6)	Port P3 register	(0006 ₁₆)	0016	(36)	Port P3 segment/digit	(0032 ₁₆)	0016
7)	Port P4 register	(0008 ₁₆)	0016]	switching register		
8)	Port P4 direction register	(0009 ₁₆)	0016	(37)	Port P0 digit/port switching register	(0033 ₁₆)	00 ₁₆
9)	Port P5 register	(0 0 0 A ₁₆)	00 ₁₆	(38)	Port P8 segment/port	(0034 ₁₆)	0016
10)	Port P5 direction register	(0 0 0 B ₁₆)	0016		switching register		
11)	Port P6 register	(0 0 0 C ₁₆)	0016	(39)	Key-scan blanking register	(0035 ₁₆)	0016
12)	Port P6 direction register	(000D ₁₆)	0016	(40)	FLDC mode register	(0036 ₁₆)	0016
13)	Port P7 register	(0 0 0 E ₁₆)	0016	(41)	High-breakdown-voltage port	(0038 ₁₆)	0016
14)	Port P7 direction register	(000F ₁₆)	00 ₁₆		control register		
(15)	Port P8 register	(0010 ₁₆)	0016	(42)	Interrupt edge selection register	(003A ₁₆)	0016
16)	Port P8 direction register	(0011 ₁₆)	0016	(43)	CPU mode register	(003B ₁₆)	* * 1 0 0 0 0
17)	Port P9 register	(0012 ₁₆)	0016	(44)	Interrupt request register 1	(003C ₁₆)	0016
18)	Port P9 direction register	(0013 ₁₆)	0016	(45)	Interrupt request register 2	(003D ₁₆)	0016
19)	Port PA register	(0014 ₁₆)	0016	(46)	Interrupt control register 1	(003E ₁₆)	0016
20)	Port PA direction register	(0015 ₁₆)	0016	(47)	Interrupt control register 2	(003F ₁₆)	0016
21)	Serial I/O1 control register	(0019 ₁₆)	0016	(48)	Processor status register	(PS)···	$\times \times \times \times \times 1 \times 2$
22)	Serial I/O automatic transfer	r (0 0 1 A ₁₆)···	00 ₁₆	(49)	Program counter	(PC _H)	Contents of address FFFD
	control register					(PCL)	Contents of address FFFC
23)	Serial I/O automatic transfer	r (0 0 1 C ₁₆)····	0016]			
	interval register						
24)	Serial I/O2 control register	(001D ₁₆)	0016				
25)	Timer 1 register	(0020 ₁₆)	FF ₁₆]			
26)	Timer 2 register	(0021 ₁₆)	01 ₁₆				
27)	Timer 3 register	(0022 ₁₆)	FF ₁₆				
28)	Timer 4 register	(0023 ₁₆)	FF ₁₆				
29)	Timer 5 register	(0024 ₁₆)	FF ₁₆				
	Timer 6 register	(0025 ₁₆)	FF ₁₆	Ì			

Fig. 35 Internal status at reset




Fig. 36 Reset sequence in high-speed operation mode




Fig. 37 Reset sequence in low-speed operation mode



CLOCK GENERATION CIRCUIT

When using an external clock signal, input the clock signal to the X_{IN} (X_{CIN}) pin and leave the X_{OUT} (X_{COUT}) pin open. If the X_{CIN} clock is not used, connect the X_{CIN} pin to V_{SS} , and leave the X_{COUT} pin open.

Either high-speed operation start mode or low-speed operation start mode can be selected by using a mask option.

· High-Speed Operation Start Mode

After reset has completed, the internal clock ϕ is half the frequency of X_{IN} . Immediately after power-on, both the X_{IN} and X_{CIN} clock start oscillating. To set the internal clock ϕ to low-speed operation mode, set bit 7 of the CPU mode register (address 003B₁₆) to "1".

Low-Speed Operation Start Mode

After reset has completed, the internal clock ϕ is half the frequency of X_{CIN} . Immediately after power-on, only the X_{CIN} clock starts oscillating. To set the internal clock ϕ to high-speed operation mode, first set bit 6 (CM₆) of the CPU mode register (address 003B₁₆) to "0", the set bit 7 (CM₇) to "0". Note that the program must allow time for oscillation to stabilize.

Oscillation Control

Stop Mode

If the STP instruction is executed, oscillation stops with the internal clock ϕ at an "H" level. Timer 1 is set to "FF₁₆" and timer 2 is set to "01₁₆".

Either X_{IN} or X_{CIN} divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing an STP instruction. Oscillation restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 overflows. This allows time for the clock circuit oscillation to stabilize

Wait Mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

Low-Speed Mode

If the internal clock is generated from the sub clock (X_{CIN}) , a low power consumption operation can be entered by stopping only the main clock X_{IN} . To stop the main clock, set bit $6\ (CM_6)$ of the CPU mode register $(003B_{16})$ to "1". When the main clock X_{IN} is restarted, the program must allow enough time to for oscillation to stabilize

Note that in low-power-consumption mode the $X_{CIN}-X_{COUT}$ drive performance can be reduced, allowing even lower power consumption (20 μ A with $X_{CIN}=32$ kHz). To reduce the $X_{CIN}-X_{COUT}$ drive performance, clear bit 5 (CM₅) of the CPU mode register (003B₁₆) to "0". At re-

set or when an STP instruction is executed, this bit is set to "1" and strong drive is selected to help the oscillation to start.




Fig. 38 Ceramic resonator circuit




Fig. 39 External clock input circuit






Fig. 40 System clock generation circuit block diagram




Fig. 41 State transitions of system clock

NOTES ON PROGRAMMING

· Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". Therefore, flags that affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred, but must be initialized before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

• Multiplication and Division Instructions

The MUL and DIV instructions do not affect the T and D flags.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. Programs can not use the value of a direction register as an index, or bit-test a direction register (BBC or BBS), or perform a read-modify-write instruction such as ROR, CLB, or SEB. Use instructions such as LDM and STA to set the port direction registers.

• Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer.

Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction

is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the X_{IN} or X_{CIN} frequency.



DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

If required, specify the following option on the Mask Confirmation Form:

· Operation start mode switching option

ROM Writing Method

The built-in PROM of the blank one-time programmable version and built-in EPROM version can be read from and written to with an normal EPROM writer using a special write adapter.

In case PROM is 32K bytes or under;

Package	Name of Write Adapter
100P6S	PCA4738F-100
100D0	PCA4738L-100

In case PROM is 36K bytes or over;

Package	Name of Write Adapter
100P6S	Under development
100D0	Under development

The PROM of the blank one-time programmable version is not tested or screened after assembly. To ensure proper operation after writing, the procedure shown in Figure 42 is recommended to verify programming.




Fig. 42 Writing and testing of one-time programmable version



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3 to 7.0	٧
VEE	Pull-down power supply voltage		V_{CC} -40 to V_{CC} +0.3	٧
	Input voltage P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ ,			
V _i	P6 ₀ -P6 ₇ , P7 ₀ -P7 ₂ , P9 ₀ -P9 ₃ , PA ₀ -PA ₇	/	-0.3 to $V_{CC}+0.3$	V
	PB ₀ , PB ₁			
Vi	Input voltage P4 ₀	All voltages measured based on the V _{SS} pin	-0.3 to $V_{CC}+0.3$	٧
Vi	Input voltage P8 ₀ -P8 ₇	Output transistors are isolated	V _{CC} -40 to V _{CC} +0.3	٧
Vı	Input voltage RESET, X _{IN}		-0.3 to V _{CC} +0.3	٧
Vı	Input voltage X _{CIN}		-0.3 to $V_{CC}+0.3$	٧
V _o	Output voltage P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇		V _{cc} -40 to V _{cc} +0.3	٧
Vo	Output voltage P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ , X _{OUT} , X _{COUT}		-0.3 to V _{cc} +0.3	V
Pd	Power dissipation	T _a = 25℃	• 600	mW
Topr	Operating temperature		-10 to 85	°C
Tstg	Storage temperature		-40 to 125	င

RECOMMENDED OPERATING CONDITIONS ($v_{cc} = 4.0 \text{ to } 5.5 \text{V}$, $T_a = -10 \text{ to } 85 ^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter			Limits			
			Min	Тур	Max	Unit	
Vcc	Supply voltage	High-speed operation mode	4.0	5.0	5. 5	V	
▼ CC	Supply Voltage	Low-speed operation mode	2.8	5.0	5. 5	V	
V _{SS}	Supply voltage			0		V	
VEE	Pull-down power sup	ply voltage	V _{CC} -38		V _{cc}	٧	
V_{REF}	Reference input volta	ge	2		V _{cc}	٧	
AV _{SS}	Analog power voltage			0		V	
VIA	Analog input voltage		0		Vcc	٧	
	"H" input voltage P10	-P1 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ ,					
VIH	P6 ₀	-P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ ,	0.75V _{CC}		Vcc	V	
	PBo	o, PB ₁	1		1		
V_{IH}	"H" input voltage P20	-P2 ₇	0.4V _{CC}		V _{CC}	V	
V _{IH}	"H" input voltage P40		0.75V _{CC}		V _{cc}	V	
V _{IH}	"H" input voltage P80	-P8 ₇ , P9 ₀ -P9 ₃	0.8V _{CC}		V _{cc}	V	
ViH	"H" input voltage RES	SET	0.8V _{CC}		V _{cc}	V	
V_{IH}	"H" input voltage XIN,	X _{CIN}	0.8V _{CC}		V _{cc}	V	
VIL	"L" input voltage P10-	-P1 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ ,					
VIL	P7 ₀ -	-P7 ₇ , PA ₀ -PA ₇ , PB ₀ , PB ₁	0		0.25V _{cc}	٧	
V_{IL}	"L" input voltage P20-	-P2 ₇	0		0.16V _{cc}	V	
V _{IL}	"L" input voltage P40		0		0.25V _{CC}	V	
V _{IL}	"L" input voltage P80-	-P8 ₇ , P9 ₀ -P9 ₃	0		0.2V _{CC}	V	
VIL	"L" input voltage RES	BET	0		0.2V _{CC}	V	
V _{IL}	"L" input voltage Xin,	X _{CIN}	0		0.2V _{CC}	V	



RECOMMENDED OPERATING CONDITIONS (V_{CC}=4.0 to 5.5V, T_a=-10 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits		Unit	
Symbol	Falanete	Mın	Тур	Max		
Σ I _{oн(peak)}	"H" total peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇			-240	mA	
Σ I _{oн(peak)}	"H" total peak output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₅ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇	,		-60	mA	
Σl _{oL} (peak)	"L" total peak output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇			100	mA	
Σl _{oL} (peak)	"L" total peak output current P6 ₀			3.0	mA	
ΣI _{OH(avg)}	"H" total average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇			-120	mA	
$\Sigma \text{I}_{\text{OH}}(\text{avg})$	"H" total average output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇			-30	mA	
$\Sigma I_{OL(avg)}$	"L" total average output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇			50	mA	
$\Sigma I_{OL}(avg)$	"L" total average output current P60			1.5	mA	
I _{он(peak)}	"H" peak output current P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ (Note 2)			-40	mA	
l _{он(peak)}	"H" peak output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇			-10	mA	
I _{OL} (peak)	"L" peak output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇			10	mA	
I _{OL} (peak)	"L" peak output current P5 ₀ -P5 ₇			10	mA	
I _{OL} (peak)	"L" peak output current P6 ₀			3.0	mA	
I _{он(avg)}	"H" average output current P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇			-18	mA	
I _{Oн(avg)}	"H" average output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇			-5.0	mA	
I _{OL} (avg)	"L" average output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , (Note 3) P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇			5. 0	mA	
I _{OL} (avg)	"L" average output current P5 ₀ -P5 ₇			5.0	mA	
I _{OL} (avg)	"L" average output current P60			1.5	mA	
f(CNTR ₀) f(CNTR ₁)	Clock input frequency for timers 2 and 4 (duty cycle 50%)			250	kHz	
f(X _{IN})	Main clock input oscillation frequency (Note 4)			6.3	MHz	
f(X _{CIN})	Sub clock input oscillation frequency (Note 4, Note 5)		32, 768	50	kHz	

Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.

- 2. The peak output current is the peak current flowing in each port
- 3. The average output current in an average value measured over 100ms
- 4. When the oscillation frequency has a duty cycle of 50%
- 5. When using the microcomputer in low-speed operation mode, make sure that the sub clock's input frequency $f(X_{CIN})$ is less than $f(X_{IN})/3$

ELECTRICAL CHARACTERISTICS ($v_{cc} = 4.0 \text{ to } 5.5 \text{V}$, $v_{c} = -10 \text{ to } 85 \text{°C}$, unless otherwise noted)

Cuma had	Parameter	Took and discon		Limits		11-4
Symbol		Test conditions	Min.	Тур	Max	Unit
V _{OH}	"H" output voltage P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇	·I _{OH} =−18mA	V _{cc} -2.0			٧
V _{OH}	"H" output voltage P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇	I _{OH} =-10mA	V _{cc} -2.0			V
V _{OL}	"L" output voltage P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇	I _{OL} =10mA			2.0	٧
VoL	"L" output voltage P6 ₀	I _{OL} =1.5mA			0.5	V
$V_{T+}-V_{T-}$	Hysteresis INT ₀ —INT ₄ , S _{IN1} , S _{IN2} , S _{CLK1} , S _{CLK2} , CNTR ₀ , CNTR ₁	When using a non-port function		0.4		٧
$V_{T+}-V_{T-}$	Hysteresis RESET, X _{IN}	RESET: V _{CC} =2.8V to 5.5V		0.5		V
$V_{T+}-V_{T-}$	Hysteresis X _{CIN}			0.5		V
l _{iH}	"H" input current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ , PB ₀ , PB ₁	V _I =V _{CC}			5.0	μΑ
Iн	"H" input current P40	V _I =V _{CC}			5.0	μА
I _{IH}	"H" input current P8 ₀ -P8 ₇ , P9 ₀ -P9 ₃ (Note 1)	V _I =V _{CC}			5. 0	μА
I _{IH}	"H" input current RESET, X _{CIN}	V _i =V _{CC}			5. 0	μΑ
I _{IH}	"H" input current X _{IN}	V _I =V _{CC}	1	4.0		μA
I _{IL}	"L" input current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ , PB ₀ , PB ₁	V _i =V _{SS}			-5.0	μΑ
I _{IL}	"L" input current P4 ₀	$V_I = V_{SS}$			-5.0	μΑ
I _{IL}	"L" input current P8 ₀ -P8 ₇ , P9 ₀ -P9 ₃ (Note 1)	V _I =V _{SS}			-5.0	μΑ
I _{IL}	"L" input current RESET, X _{CIN}	V _I =V _{SS}			-5.0	μА
I _{IL}	"L" input current X _{IN}	V _I =V _{SS}		-4.0	5.0	μA
I _{LOAD}	Output load current P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P9 ₀ -P9 ₇	V _{EE} =V _{CC} -36V, V _{OL} =V _{CC} , With output transistors off	150	500	900	μΑ
I _{LEAK}	Output leakage current P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇	V _{EE} =V _{CC} -38V, V _{OL} =V _{CC} -38V,			-10	μΑ
\/	RAM hold voltage	With output transistors off (Except for reset)	2.0			V
V _{RAM}	That fold voltage	When clock is stopped In high-speed operation mode f(X _{IN})=6.3MHz f(X _{CIN})=32kHz Output transistors off	2.0	7. 5	5. 5 15	mA
,		A-D converter operating In high-speed operation mode f(X _{IN})=6.3MHz (in WIT state) f(X _{CIN})=32kHz Output transistors off A-D converter stopped		1.0		mA
lcc	Power supply current	In low-speed operation mode $\begin{split} &f(X_{IN}) = \text{stopped, } f(X_{CIN}) = 32 \text{kHz} \\ &\text{Low-power dissipation mode set} \\ &(CM_5 = 0) \\ &\text{Output transistors off} \end{split}$		60	200	μΑ
		In low-speed operation mode $f(X_{\text{IN}}) = \text{stopped}$ $f(X_{\text{CIN}}) = 32 \text{kHz (in WIT state)}$ $\text{Low-power dissipation mode set}$ $(CM_5 = 0)$ $\text{Output transistors off}$		20	40	μΑ
		All oscillation stopped (in STP state)		0.1	1.0	

Note 1. Except when reading ports P8 or ports P9₀-P9₃



A-D CONVERTER CHARACTERISTICS

(V_{CC}=4.0 to 5.5V, V_{SS}=0V, T_a =-10 to 85°C, high-speed operation mode, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Mın	Тур	Max	Unit
_	Resolution				8	Bits
	Absolute accuracy	V _{CC} =V _{REF} =5.12V		±1	±2.5	LSB
T _{CONV}	Conversion time		49		50	t _C (φ)
VREF	Reference input voltage		2		V _{CC}	V
I _{VREF}	Reference input current	V _{REF} =5V	50	150	200	μA
I _{IA}	Analog port input current			0.5	5.0	μA
R _{LADDER}	Ladder resistor			35		kΩ

TIMING REQUIREMENTS ($V_{CC} = 4.0 \text{ to } 5.5 \text{V}$, $V_{SS} = 0 \text{V}$, $T_a = -10 \text{ to } 85 ^{\circ}\text{C}$, unless otherwise noted)

Complete	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	l'est conditions	Min	Тур	Max	Unit
tw(RESET)	Reset input "L" pulse width		2.0			μs
t _{C(XIN)}	Main clock input cycle time (X _{IN} input)		158			ns
$t_{WH(x_{ N})}$	Main clock input "H" pulse width		40			ns
t _{WL(XIN)}	Main clock input "L" pulse width		40			ns
t _{C(XCIN)}	Sub clock input cycle time (X _{CIN} input)		2.0			ms
t _{WH(XCIN)}	Sub clock input "H" pulse width		0.5			ms
twL(xcin)	Sub clock input "L" pulse width	·	0.5			ms
t _{C(CNTR)}	CNTR ₀ , CNTR ₁ input cycle time		4. 0			μs
t _{WH(CNTR)}	CNTR ₀ , CNTR ₁ , input "H" pulse width		1.6			μs
t _{WL(CNTR)}	CNTR ₀ , CNTR ₁ , input "L" pulse width		1.6			μs
t _{WH(INT)}	INT ₀ -INT ₄ input "H" pulse width		80			ns
t _{WL(INT)}	INT ₀ -INT ₄ input "L" pulse width		80			ns
t _{C(SCLK)}	Serial clock input cycle time		1.0			μs
t _{WH(SCLK)}	Serial clock input clock "H" pulse width		400			ns
t _{WL(SCLK)}	Serial clock input clock "L" pulse width		400			ns
t _{su(sclk} -s _{in)}	Serial input setup time		200			ns
t _{h(SCLK} -S _{IN)}	Serial input hold time		200			ns

$\textbf{SWITCHING} \quad \textbf{CHARACTERISTICS} \quad (v_{cc} = 4.0 \text{ to } 5.5 \text{V}, \ v_{ss} = 0 \text{V}, \ \tau_a = -10 \text{ to } 85 ^{\circ}\text{C}, \ \text{unless otherwise noted})$

Cumb of	Parameter	Table and the second	Limits			l land
Symbol	Parameter	Test conditions	Mın	Тур	Max	Unit
t _{wH(SCLK)}	Serial clock output "H" pulse width	$C_L=100pF, R_L=1k\Omega$	t _C /2-160			ns
t _{wL(SCLK)}	Serial clock output "L" pulse width	$C_L=100pF, R_L=1k\Omega$	t _C /2-160			ns
td(sclk-sout)	Serial output delay time				0.2t _C	ns
t _V (SCLK-SOUT)	Serial output hold time		0			ns
t _{f(SCLK)}	Serial clock output fall time	$C_L=100pF, R_L=1k\Omega$			40	ns
t _{r(Pch-strg)}	P-channel high-breakdown voltage output rise time (Note 1)	C _L =100pF, V _{EE} =V _{CC} -36V		55		ns
t _{r(Pch-weak)}	P-channel high-breakdown voltage output rise time (Note 2)	C _L =100pF, V _{EE} =V _{CC} -36V		1.8		μs

Note 1. When bit 0 of the high-breakdown voltage port control register (address 0038_{16}) is at "0"



^{2.} When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "1"




Fig. 43 Output switching characteristics measurement circuit



Timing Chart

