


5 V, 64 kbit (8 kbit x 8) ZEROPOWER® SRAM

Datasheet - production data



Features

- Integrated, ultra-low power SRAM and powerfail control circuit
- · Unlimited WRITE cycles
- READ cycle time equals WRITE cycle time
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltages
 (V_{PFD} = power-fail deselect voltage):
 - M48Z08: $V_{CC} = 4.75 \text{ to } 5.5 \text{ V}$ $4.5 \text{ V} \le V_{PFD} \le 4.75 \text{ V}$
 - M48Z18: V_{CC} = 4.5 to 5.5 V 4.2 V \leq V_{PFD} \leq 4.5 V
- Self-contained battery in the CAPHAT™ DIP package
- Pin and function compatible with JEDEC standard 8 kbit x 8 SRAMs
- · RoHS compliant
 - Lead-free second level interconnect

Description

The M48Z08/18 ZEROPOWER® RAM is a 8 kbit x 8 non-volatile static RAM which is pin and function compatible with the DS1225.

The monolithic chip provides a highly integrated battery-backed memory solution.

The M48Z08/18 is a non-volatile pin and function equivalent to any JEDEC standard 8 kbit x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The 28-pin, 600 mil DIP CAPHAT™ houses the M48Z08/18 silicon with a long-life lithium button cell in a single package.

Contents M48Z08, M48Z18

Contents

1	Diagram	3
2	Pin connection	4
3	Operation modes	5
	3.1 READ mode	5
	3.2 WRITE mode	6
	3.3 Data retention mode	8
	3.4 V _{CC} noise and negative going transients	9
4	Maximum ratings	10
5	DC and AC parameters	11
6	Package mechanical data	14
7	Part numbering1	15
8	Environmental information	16
9	Revision history 1	17



M48Z08, M48Z18 Diagram

1 Diagram

Figure 1. Logic diagram




Table 1. Signal names

A0-A12	Address inputs
DQ0-DQ7	Data inputs / outputs
Ē	Chip enable
G	Output enable
W	WRITE enable
V _{CC}	Supply voltage
V _{SS}	Ground
NC	Not connected internally

Pin connection M48Z08, M48Z18

2 Pin connection

Figure 2. DIP connections





Figure 3. Block diagram



57

M48Z08, M48Z18 Operation modes

3 Operation modes

The M48Z08/18 also has its own power-fail detect circuit. The control circuitry constantly monitors the single 5 V supply for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low V_{CC} . As V_{CC} falls below approximately 3 V, the control circuitry connects the battery which maintains data until valid power returns.

Ī	Table	2.	Operating	g modes

Mode	V _{cc}	ш	G	W	DQ0- DQ7	Power
Deselect		V_{IH}	Х	X	High Z	Standby
WRITE	4.75 to 5.5 V or	V_{IL}	Х	V _{IL}	D _{IN}	Active
READ	4.5 to 5.5 V	V_{IL}	V _{IL}	V _{IH}	D _{OUT}	Active
READ		V_{IL}	V _{IH}	V _{IH}	High Z	Active
Deselect	V _{SO} to V _{PFD} (min) ⁽¹⁾	X	Х	X	High Z	CMOS standby
Deselect	$\leq V_{SO}^{(1)}$	Χ	Х	X	High Z	Battery backup mode

^{1.} See Table 10 for details.

Note: $X = V_{IH}$ or V_{IL} : V_{SO} = battery backup switchover voltage.

3.1 READ mode

The M48Z08/18 is in the READ mode whenever \overline{W} (WRITE enable) is high and \overline{E} (chip enable) is low. The device architecture allows ripple-through access of data from eight of 65,536 locations in the static storage array. Thus, the unique address specified by the 13 Address Inputs defines which one of the 8,192 bytes of data is to be accessed. Valid data will be available at the data I/O pins within address access time (t_{AVQV}) after the last address input signal is stable, providing that the \overline{E} and \overline{G} access times are also satisfied. If the \overline{E} and \overline{G} access times are not met, valid data will be available after the latter of the chip enable access time (t_{ELOV}) or output enable access time (t_{GLOV}).

The state of the eight three-state data I/O signals is controlled by \overline{E} and \overline{G} . If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the address inputs are changed while \overline{E} and \overline{G} remain active, output data will remain valid for output data hold time (t_{AXQX}) but will go indeterminate until the next address access.

Operation modes M48Z08, M48Z18




Figure 4. READ mode AC waveforms

Note: $WRITE \ enable \ (\overline{W}) = high.$

Table 3. READ mode AC characteristics

Symbol	Parameter ⁽¹⁾	M48Z02	/M48Z12	Unit	
Symbol	raiameter	Min.	Max.		
t _{AVAV}	READ cycle time	100		ns	
t _{AVQV}	Address valid to output valid		100	ns	
t _{ELQV}	Chip enable low to output valid		100	ns	
t _{GLQV}	Output enable low to output valid		50	ns	
t _{ELQX} ⁽²⁾	Chip enable low to output transition	10		ns	
t _{GLQX} ⁽²⁾	Output enable low to output transition	5		ns	
t _{EHQZ} ²⁾	Chip enable high to output Hi-Z		50	ns	
t _{GHQZ} (2)	Output enable high to output Hi-Z		40	ns	
t _{AXQX}	Address transition to output transition	5		ns	

^{1.} Valid for ambient operating temperature: $T_A = 0$ to 70 °C; $V_{CC} = 4.75$ to 5.5 V or 4.5 to 5.5 V (except where noted).

3.2 WRITE mode

The M48Z08/18 is in the WRITE mode whenever \overline{W} and \overline{E} are active. The start of a WRITE is referenced from the latter occurring falling edge of \overline{W} or \overline{E} .

A WRITE is terminated by the earlier rising edge of \overline{W} or \overline{E} . The addresses must be held valid throughout the cycle. \overline{E} or \overline{W} must return high for a minimum of t_{EHAX} from chip enable or t_{WHAX} from WRITE enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid t_{DVWH} prior to the end of WRITE and remain valid for t_{WHDX} afterward. \overline{G} should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on \overline{E} and \overline{G} , a low on \overline{W} will disable the outputs t_{WLQZ} after \overline{W} falls.


^{2.} $C_1 = 30 pF$

M48Z08, M48Z18 Operation modes

tAVAV A0-A12 VALID tAVWH tAVEL **►** tWHAX Ē tWLWH tAVWL $\overline{\mathsf{W}}$ tWLQZ tWHQX tWHDX · DQ0-DQ7 DATA INPUT tDVWH -AI01386

Figure 5. WRITE enable controlled, WRITE AC waveform





Operation modes M48Z08, M48Z18

Table 4. WRITE mode AC characteristics

Oh a l	Parameter ⁽¹⁾	M48Z08	M48Z08/M48Z18		
Symbol	Parameter	Min	Max	Unit	
t _{AVAV}	WRITE cycle time	100		ns	
t _{AVWL}	Address valid to WRITE enable low	0		ns	
t _{AVEL}	Address valid to chip enable 1 low	0		ns	
t _{WLWH}	WRITE enable pulse width	80		ns	
t _{ELEH}	Chip enable low to chip enable 1 high	80		ns	
t _{WHAX}	WRITE enable high to address transition	10		ns	
t _{EHAX}	Chip enable high to address transition	10		ns	
t _{DVWH}	Input valid to WRITE enable high	50		ns	
t _{DVEH}	Input valid to chip enable high	30		ns	
t _{WHDX}	WRITE enable high to input transition	5		ns	
t _{EHDX}	Chip enable high to input transition	5		ns	
t _{WLQZ} (2)(3)	WRITE enable low to output Hi-Z		50	ns	
t _{AVWH}	Address valid to WRITE enable high	80		ns	
t _{AVEH}	Address valid to chip enable high	80		ns	
t _{WHQX} ⁽²⁾⁽³⁾	WRITE enable high to output transition	10		ns	

^{1.} Valid for ambient operating temperature: $T_A = 0$ to 70 °C; $V_{CC} = 4.75$ to 5.5 V or 4.5 to 5.5 V (except where noted).

3.3 Data retention mode

With valid V_{CC} applied, the M48Z08/18 operates as a conventional BYTEWIDETM static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the V_{PFD} (max), V_{PFD} (min) window. All outputs become high impedance, and all inputs are treated as "don't care."

Note:

A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V_{PFD} (min), the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time is not less than t_F The M48Z08/18 may respond to transient noise spikes on V_{CC} that reach into the deselect window during the time the device is sampling V_{CC} . Therefore, decoupling of the power supply lines is recommended.

When V_{CC} drops below V_{SO} , the control circuit switches power to the internal battery which preserves data. The internal button cell will maintain data in the M48Z08/18 for an accumulated period of at least 11 years when V_{CC} is less than V_{SO} .

As system power returns and V_{CC} rises above V_{SO} , the battery is disconnected, and the power supply is switched to external V_{CC} . Write protection continues until V_{CC} reaches V_{PFD} (min) plus t_{rec} (min). E should be kept high as V_{CC} rises past V_{PFD} (min) to prevent inadvertent write cycles prior to system stabilization. Normal RAM operation can resume t_{rec} after V_{CC} exceeds V_{PFD} (max). For more information on battery storage life refer to the application note AN1012.

^{2.} $C_L = 30 pF$.

^{3.} If E goes low simultaneously with W going low, the outputs remain in the high impedance state.

M48Z08, M48Z18 Operation modes

3.4 V_{CC} noise and negative going transients

 I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1 μ F (as shown in *Figure 7*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a Schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC} , anode to V_{SS}). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.




Figure 7. Supply voltage protection

Maximum ratings M48Z08, M48Z18

4 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 6		Scaluta	maximum	ratings
Table 3). AL	Solule	IIIaxIIIIuIII	raunus

Symbol	Parameter	Value	Unit	
T_A	Ambient operating temperature	Grade 1	0 to 70	°C
T _{STG}	Storage temperature (V _{CC} off, oscillator off)	-40 to 85	°C	
T _{SLD} ⁽¹⁾	Lead solder temperature for 10 seconds		260	°C
V _{IO}	Input or output voltages		-0.3 to 7	V
V _{CC}	Supply voltage		-0.3 to 7	V
Io	Output current		20	mA
P _D	Power dissipation		1	W

Soldering temperature of the IC leads is to not exceed 260 °C for 10 seconds. Furthermore, the devices shall not be exposed to IR reflow nor preheat cycles (as performed as part of wave soldering). ST recommends the devices be hand-soldered or placed in sockets to avoid heat damage to the batteries.

Caution: Negative undershoots below –0.3 V are not allowed on any pin while in the battery backup mode.

47/

5 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and

AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 6. Operating and AC measurement conditions

Parameter		M48Z08	M48Z18	Unit
Supply voltage (V _{CC})		4.75 to 5.5	4.5 to 5.5	V
Ambient operating temperature (T _A)	Grade 1	0 to 70	0 to 70	°C
Load capacitance (C _L)		100	100	pF
Input rise and fall times		≤ 5	≤ 5	ns
Input pulse voltages		0 to 3	0 to 3	V
Input and output timing ref. voltages		1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

 $\begin{array}{c} 5V \\ \hline \\ 1.8k\Omega \\ \hline \\ UNDER \\ TEST \\ \hline \\ 1k\Omega \\ \hline \\ C_L = 100pF \ or \ 30pF \\ \hline \\ C_L \ includes \ JIG \ capacitance \\ \end{array}$

Figure 8. AC testing load circuit

Table 7. Capacitance

Symbol	Parameter ⁽¹⁾⁽²⁾	Min	Max	Unit
C _{IN}	Input capacitance	-	10	pF
C _{IO} (3)	Input / output capacitance	-	10	pF

- 1. Effective capacitance measured with power supply at 5 V. Sampled only, not 100% tested.
- 2. At 25°C, f = 1 MHz.
- 3. Outputs deselected.



Symbol	Parameter	Test condition ⁽¹⁾ Min		Max	Unit
ILI	Input leakage current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I _{LO} ⁽²⁾	Output leakage current	$0V \le V_{OUT} \le V_{CC}$		±1	μΑ
I _{CC}	Supply current	Outputs open		80	mA
I _{CC1}	Supply current (standby) TTL	E = V _{IH}		3	mA
I _{CC2}	Supply current (standby) CMOS	$\overline{E} = V_{CC} - 0.2 \text{ V}$		3	mA
V _{IL}	Input low voltage		-0.3	0.8	V
V _{IH}	Input high voltage		2.2	V _{CC} + 0.3	V
V _{OL}	Output low voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output high voltage	I _{OH} = -1 mA	2.4		V

Table 8. DC characteristics

- 1. Valid for ambient operating temperature: $T_A = 0$ to 70 °C; $V_{CC} = 4.75$ to 5.5 V or 4.5 to 5.5 V (except where noted).
- 2. Outputs deselected.




Figure 9. Power down/up mode AC waveforms

Note:

Inputs may or may not be recognized at this time. Caution should be taken to keep \overline{E} high as V_{CC} rises past V_{PFD} (min). Some systems may perform inadvertent WRITE cycles after V_{CC} rises above V_{PFD} (min) but before normal system operations begin. Even though a power on reset is being applied to the processor, a reset condition may not occur until after the system is running.

Parameter⁽¹⁾ **Symbol** Min. Max. Unit \overline{E} or \overline{W} at V_{IH} before power down 0 μs t_{PD} $t_F^{\overline{(2)}}$ V_{PFD} (max) to V_{PFD} (min) V_{CC} fall time 300 μs $t_{FB}^{(3)}$ $V_{\mbox{\footnotesize{PFD}}}$ (min) to $V_{\mbox{\footnotesize{SS}}}$ $V_{\mbox{\footnotesize{CC}}}$ fall time 10 μs V_{PFD} (min) to V_{PFD} (max) V_{CC} rise time 0 t_R μs $\rm V_{SS}$ to $\rm V_{PFD}$ (min) $\rm V_{CC}$ rise time 1 t_{RB} μs $\overline{\mathsf{E}}$ or $\overline{\mathsf{W}}$ at V_IH before power up 2 ms t_{REC}

Table 9. Power down/up AC characteristics

Table 10. Power down/up trip points DC characteristics

Symbol	Parameter ⁽¹⁾⁽²⁾		Min.	Тур.	Max.	Unit
V	Power feil deselect voltage	M48Z08	4.5	4.6	4.75	V
V _{PFD}	Power-fail deselect voltage	M48Z18	4.2	4.3	4.5	V
V _{SO}	Battery backup switchover voltage			3.0		V
t _{DR} ⁽³⁾	Expected data retention time		11			YEARS

^{1.} All voltages referenced to V_{SS}.



^{1.} Valid for ambient operating temperature: $T_A = 0$ to 70 °C; $V_{CC} = 4.75$ to 5.5 V or 4.5 to 5.5 V (except where noted).

V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/write protection not occurring until 200 μs after V_{CC} passes V_{PFD} (min).

^{3.} V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.

^{2.} Valid for ambient operating temperature: $T_A = 0$ to 70 °C; $V_{CC} = 4.75$ to 5.5 V or 4.5 to 5.5 V (except where noted).

^{3.} At 25 °C, $V_{CC} = 0 \text{ V}$.

6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

B1 — B — e1 — eA — PCDIP

Figure 10. PDIP 28.7 – 28-pin plastic DIP, battery CAPHAT™, package outline

Note: Drawing is not to scale.

Table 11. PDIP 28.7 – 28 pin plastic DIP, battery CAPHAT™, package mech. data

Symb	mm			inches		
	Тур.	Min.	Max.	Тур.	Min.	Max.
Α		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		39.37	39.88		1.550	1.570
Е		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
e3	33.02			1.3		
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150
N	28			28		



M48Z08, M48Z18 Part numbering

7 Part numbering

Table 12. Ordering information

Order code	Package	Temperature range	Speed	Supply voltage
M48Z08-100PC1	PDIP 28.7	0 to 70 °C	-100	V _{CC} = 4.75 to 5.5 V; V _{PFD} = 4.5 to 4.75 V
M48Z18-100PC1	FDIF 20.1			$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}; V_{PFD} = 4.2 \text{ to } 4.5 \text{ V}$

8 Environmental information

Figure 11. Recycling symbols



This product contains a non-rechargeable lithium (lithium carbon monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulations.

M48Z08, M48Z18 Revision history

9 Revision history

Table 13. Document revision history

Date	Revision	Changes	
Mar-1999	1	First issue	
19-Jul-2001	2	2-socket SOH and 2-pin SH packages removed; reformatted; temperature information added to tables (Table 7, 8, 3, 4, 9, 10).	
19-Dec-2001	2.1	Remove all references to "clock".	
21-Dec-2001	2.2	Changes to text to reflect addition of M48Z08Y option.	
20-May-2002	2.3	Modify reflow time and temperature footnotes (Table 5).	
10-Sep-2002	2.4	Remove all references to "SNAPHAT" and M48Z08Y part (Figure 1; Table 5, 6, 3, 4, 10, 12)	
01-Apr-2003	3	v2.2 template applied; updated test condition (Table 10).	
28-Aug-2004	4	Reformatted; removed references to 'crystal' (Figure 1).	
14-Dec-2005	5	Updated template, Lead-free text, removed footnote (Table 8, 12).	
24-Mar-2009	6	Reformatted document; added text to Section 5: Package mechanical data; added Section 7: Environmental information.	
27-May-2010	7	Updated Section 3: Maximum ratings, Table 11; reformatted document; minor textual changes.	
07-Jun-2011	8	Updated footnote of Table 5: Absolute maximum ratings; updated Section 7: Environmental information.	
23-Sep-2020	9	Added Table 12: ordering information. Updated package name.	
30-Jan-2024	10	Updated title, features and description on the cover page.	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics - All rights reserved

