M5002 Series


9x16 mm FR-4, 5.0 Volt, CMOS/TTL/PECL/LVDS, HPXO







 Ideal for applications requiring long term (20 year) all-inclusive stability




(5.33)

Pin Connections

++++ 0.120 (3.05)

| PIN | FUNCTION | | | | |
|-----|----------|--|--|--|--|
| 1 | N/C | | | | |
| 2 | Tristate | | | | |
| 3 | Ground | | | | |
| 4 | Output 1 | | | | |
| 5 | Output 2 | | | | |
| 6 | +Vcc/Vdd | | | | |



| | PARAMETER | Symbol | Min. | Тур. | Мах. | Units | Condition/Notes |
|---------------------------|-----------------------|---------|---|----------------------------|--------|---------|--------------------------|
| | Frequency Range | F | 10 | 1,7 p. | 30 | MHz | CMOS/TTL/PECL/LVDS |
| | Operating Temperature | TA | (See Ordering Information) | | | | |
| | Storage Temperature | Ts | -55 +105 | | | ∘c | |
| | Frequency Stability | ∆F/F | (See Ordering Information) | | | • | See Note 1 |
| | Aging | Δ171 | (See Ordering miormation) | | | | Gee Note 1 |
| | 1st Year | | | | 1.5 | ppm | |
| | Thereafter (per year) | | | | 0.5 | ppm | |
| | Input Voltage | Vcc/Vdd | 4.75 | 5.0 | 5.25 | V | |
| | Input Current | lcc/ldd | 2 | 0.0 | 25 | mA | CMOS/TTL |
| | | | 50 | | 75 | mA | PECL |
| suc | | | 5 | | 35 | mA | LVDS |
| atio | Output Type | | | | | | CMOS/TTL/PECL/LVDS |
| Electrical Specifications | Load | | 2 TTL or 15 pF Max. 50 Ohms to Vcc -2 Volts 100 Ohm differential load | | | | CMOS/TTL PECL LVDS |
| ica | Symmetry (Duty Cycle) | | (See Order | (See Ordering Information) | | | |
| ctr | Output Skew | | | | 50 | ps | PECL |
| | Differential Voltage | | 250 | 375 | 500 | mV | LVDS |
| | Logic "1" Level | Voh | 4.5 | | | V | CMOS/TTL |
| | | | 3.9 | | 4.1 | V | PECL |
| | | | 1.375 | | | ٧ | LVDS |
| | Logic "0" Level | Vol | | | 0.5 | V | CMOS/TTL |
| | | | 3.1 | | 3.4 | V | PECL |
| | | | | | 1.125 | V | LVDS |
| | Rise/Fall Time | Tr/Tf | 2.0 | | 10 | ns | CMOS/TTL |
| | | | 0.25 | | 3.0 | ns | PECL/LVDS |
| | Tristate Function | | Input Logic "1": output active | | | | Opposite tristate logic |
| | | | Input Logic "0": output disables | | | | Available upon request |
| | Start up Time | | 10 | | | ms | |
| | Phase Noise (Typical) | 10 Hz | 100 Hz | 1 kHz | 10 kHz | 100 kHz | Offset from carrier |
| | @ 19.44 MHz | -60 | -90 | -120 | -135 | -148 | dBc/Hz |

Stability includes initial tolerance, deviation over temperature, supply and load variation, and aging for 20 years @ 25°C.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.