

MITSUBISHI MICROCOMPUTERS

M50743-PGYS

PIGGYBACK for M50743-XXXSP

DESCRIPTION

The M50743-PGYS is an EPROM mounted-type micro-computer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputer M50743-XXXSP. The M50743-PGYS, being housed in a piggyback-type 64-pin shrink DIP, is compatible with the M50743-XXXSP.

There is a 28-pin socket on the upper surface so that the M5L2764K or the M5L27128K EPROM may be used.

The M50743-PGYS simplifies the development of programs for the M50743-XXXSP and is excellent for making prototypes.


DISTINCTIVE FEATURES

- Differences with the M50743-XXXSP are:
 - (1) ROMless, EPROM is attached externally
 - (2) Suitable EPROM is the M5L2764K or the M5L27128K.

APPLICATION

Development of programs for VCR, tuners, and audio equipment.

PIN CONFIGURATION (TOP VIEW)



Outline 64S1M

The symbol "○" indicates sockets for EPROM.

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±5% to V _{CC} , and 0V to V _{SS} .
CNV _{SS}	CNV _{SS}		This is usually connected to V _{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μs (under normal V _{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.
X _{OUT}	Clock output	Output	
φ	Timing output	Output	This is the timing output pin.
CNTR	Timer I/O	I/O	This is an output pin for the timer X.
INT ₁	Interrupt input	Input	This is the highest order interrupt input pin.
P0 ₀ ~P0 ₇	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is CMOS output.
P1 ₀ ~P1 ₇	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.
P3 ₀ ~P3 ₇	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 ₇ , P3 ₆ , P3 ₅ , and P3 ₄ work as S _{RDV} , CLK, S _{OUT} , and S _{IN} pins, respectively. Also P3 ₃ and P3 ₂ work as CNTR pin and the lowest order order interrupt input pin (INT ₂), respectively.
P4 ₀ ~P4 ₇	I/O port P4	I/O	Port P4 is an 8-bit I/O port and has basically the same functions as port P0.
P5 ₀ ~P5 ₇	Input port P5	Input	Port P5 is an 8-bit input port.
P6 ₀ ~P6 ₇	Output port P6	Output	Port P6 is an 8-bit output port. The output structure is CMOS output.
A ₀ ~A ₁₃	Output port A	Output	Port A outputs to the address of the EPROM mounted on top of the package.
D ₀ ~D ₇	Input port D	Input	Port D inputs from the address of the EPROM mounted on top of the package.

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M50743-PGYS and the M50743-XXXSP are explained below. As all other points are the same, only the differences are explained.

MEMORY

The memory map is shown in Figure 1. Instead of an internal ROM, an EPROM is mounted. The address of EPROM is E000₁₆ to FFFF₁₆, having 8k bytes. Other than this, the M50743-PGYS has the same functions as the M50743-XXXSP has.




Fig.1 Memory map

PROCESSOR MODE

External memory area differs from the M50743-XXXSP only in the memory expanding mode of the processor mode. Figure 2 shows the external memory area when the M50743-PGYS is in the memory expanding mode. All other processor modes are identical to those of the M50743-XXXSP.

PRECAUTION FOR USE

When developing programs with the M50743-PGYS, carefully consider the ROM capacity of the M50743-XXXSP. In the case of the M50743-XXXSP, use the ROM area from F000₁₆ to FFFF₁₆. (In the case of the M5L2764K and the M5L27128K use the areas from 1000₁₆ to 1FFF₁₆ and from 3000₁₆ to 3FFF₁₆, respectively.)




Fig.2 Memory map in memory expanding mode

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~7	V
V _i	Input voltage, RESET, X _{IN} , INT ₁ , P5 ₀ ~P5 ₇ , D ₀ ~D ₇		-0.3~7	V
V _i	Input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	With respect to V _{SS} With the output transistor isolated.	-0.3~V _{CC} +0.3	V
V _i	Input voltage, CNV _{SS}		-0.3~13	V
V _o	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P6 ₀ ~P6 ₇ , X _{OUT} , φ, A ₀ ~A ₁₃		-0.3~V _{CC} +0.3	V
P _d	Power dissipation	T _a = 25°C	1000	mW
T _{opr}	Operating temperature		-10~70	°C
T _{stg}	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS ($V_{CC}=5V\pm 5\%$, $T_a = -10\sim 70^\circ C$ unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Nom.	Max.	
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{SS}	Supply voltage		0		V
V_{IH}	"H" input voltage, P0~P07, P10~P17, P20~P27 P30~P37, P40~P47, P50~P57 INT ₁ , RESET, X _{IN} , CNV _{SS}	0.8V _{CC}		V _{CC}	V
V_{IH}	"H" input voltage, D0~D7	0.45V _{CC}		V _{CC}	V
V_{IL}	"L" input voltage, P0~P07, P10~P17, P20~P27 P30~P37, P40~P47, P50~P57 INT ₁ , CNV _{SS}	0		0.2V _{CC}	V
V_{IL}	"L" input voltage, RESET	0		0.12V _{CC}	V
V_{IL}	"L" input voltage, X _{IN}	0		0.16V _{CC}	V
V_{IL}	"L" input voltage, D0~D7	0		0.15V _{CC}	V
$I_{OL(peak)}$	"L" peak output current P0~P07, P10~P17 P20~P27, P30~P37 P40~P47, P60~P67			10	mA
$I_{OL(avg)}$	"L" average output current P0~P07, P10~P17 P20~P27, P30~P37 P40~P47, P60~P67 (Note 1)			5	mA
$I_{OH(peak)}$	"H" peak output current P0~P07, P10~P17 P20~P27, P30~P37 P40~P47, P60~P67			-10	mA
$I_{OH(avg)}$	"H" average output current P0~P07, P10~P17 P20~P27, P30~P37 P40~P47, P60~P67 (Note 1)			-5	mA
$f_{(X_{IN})}$	Internal clock oscillating frequency			8	MHz

Note 1 : The average output currents $I_{OL(avg)}$ and $I_{OH(avg)}$ are the average value of a period of 100ms.

2 : Do not allow the combined current of the following ports to exceed stated values.

$I_{OL(peak)}$ of P0, P1, P2, P3, P4 and P6 not to exceed 80mA. $I_{OH(peak)}$ of P2 not to exceed 50mA.

$I_{OH(peak)}$ of P0 and P1 not to exceed 30mA. $I_{OH(peak)}$ of P3, P4 and P6 not to exceed 30mA.

ELECTRICAL CHARACTERISTICS ($T_a = 25^\circ C$, $V_{CC} = 5V$, $V_{SS} = 0V$, $f_{(X_{IN})} = 8MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V_{OH}	"H" output voltage, P0~P07, P10~P17, P20~P27 P30~P37, P40~P47, P60~P67	$I_{OH} = -10mA$	3			V
V_{OH}	"H" output voltage, ϕ , A0~A13	$I_{OH} = -2.5mA$	3			V
V_{OL}	"L" output voltage, P0~P07, P10~P17, P20~P27 P30~P37, P40~P47, P60~P67	$I_{OL} = 10mA$			2	V
V_{OL}	"L" output voltage, ϕ , A0~A13	$I_{OL} = 5mA$			2	V
$V_{T+} - V_{T-}$	Hysteresis, P3 ₆	When used as CLK input	0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis, INT ₁		0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis, P3 ₂	When used as INT ₂ input	0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis, P3 ₃	When used as CNTR input	0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis, RESET			0.5	0.7	V
$V_{T+} - V_{T-}$	Hysteresis, X _{IN}		0.1		0.5	V
I_{IL}	"L" input current P0~P07, P10~P17, P20~P27 P30~P37, P40~P47, P50~P57 P60~P67, INT ₁ , RESET, X _{IN} D0~D7	$V_I = 0V$			-5	μA
I_{IH}	"H" input current P0~P07, P10~P17, P20~P27 P30~P37, P40~P47, P50~P57 P60~P67, INT ₁ , RESET, X _{IN} D0~D7	$V_I = 5V$			5	μA
I_{CC}	Supply current	Output pins opened, input and input/output pins at V _{SS} and a square wave input at X _{IN}		6	12	mA