

M50752-PGYS

PIGGYBACK for M50752-XXXSP, M50757-XXXSP

DESCRIPTION

The M50752-PGYS is an EPROM mounted-type micro-computer employing a silicon gate CMOS process and was designed for developing programs for single-chip, 8-bit microcomputers M50757-XXXSP/M50752-XXXSP. The M50752-PGYS, being housed in a piggyback-type 52-pin shrink DIP, is compatible with the M50752-XXXSP.

There is a 28-pin socket on the upper surface so that the M5L2732K or the M5L2764K EPROM may be used.

The M50752-PGYS simplifies the development of programs for the M50757-XXXSP/M50752-XXXSP and is excellent for making prototypes.

DISTINCTIVE FEATURES


- Differences with the M50752-XXXSP/M50757-XXXSP are:

- (1) ROMless, EPROM is attached externally
- (2) Suitable EPROM is the M5L2732K or the M5L2764K.

APPLICATION

Development of programs for VCR, tuners, and audio equipment.

PIN CONFIGURATION (TOP VIEW)



Outline 52S1M

The symbol "□" indicates socket for EPROM.
NC: No connection.

PIGGYBACK for M50752-XXXSP, M50757-XXXSP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} V _{SS}	Supply voltage		Power supply inputs 5V±10% to V _{CC} , and 0V to V _{SS} .
CNV _{SS}	CNV _{SS}		This is usually connected to V _{SS} .
V _P	Pull-down voltage	Input	This is the input voltage pin for the pull-down transistor of ports P1, P3, P2 ₆ and P2 ₇ .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μs (under normal V _{CC} conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, a resistor is connected between the X _{IN} and X _{OUTS} or the X _{OUTF} pins. If an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUTS} and X _{OUTF} pins should be left open.
X _{OUTS}	Clock output	Output	This is output pin from internal clock generating circuit. The generating frequency can be controlled by connecting a resistor between this pin and X _{IN} pin.
X _{OUTF}	Clock output	Output	This is output pin from internal clock generating circuit. The generating frequency can be controlled by connecting a resistor between this pin and X _{IN} pin.
φ	Timing output	Output	This is the timing output pin.
X _{CIN}	Clock I/O for timer X	Input	These are I/O pins of the clock oscillating circuit for the timer X. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{CIN} pin and X _{COUT} pin.
X _{COUT}		Output	
INT ₁	Interrupt input	Input	This is the lowest order interrupt input pin.
INT ₂	Time output or interrupt input	I/O	This is in common with an output for the time X and an interrupt input pin.
R ₀ ~R ₃	Input port R	Input	Port R is a 4-bit input port.
P0 ₀ ~P0 ₇	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P1 ₀ ~P1 ₇	Output port P1	Output	Port P1 is an 8-bit output port. The output structure is P-channel open drain.
P2 ₀ ~P2 ₇	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. For P2 ₆ and P2 ₇ pins, output structure is P-channel open drain, and a pull-down transistor is built in between the V _P pin.
P3 ₀ ~P3 ₇	Output port P3	Output	Port P3 is an 8-bit output port and has basically the same functions as port P1.
A ₀ ~A ₁₂	Output port A	Output	Port A outputs the address of the EPROM loaded on the top side of the package.
D ₀ ~D ₇	Input port D	Input	Port D takes the input data from the EPROM loaded on the top side of the package.

PIGGYBACK for M50752-XXXSP, M50757-XXXSP

EXPLANATION OF FUNCTION BLOCK OPERATION

The differences between the M50752-PGYS and the M50757-XXXSP/M50752-XXXSP are explained below. As all other points are the same, only the differences are explained.

MEMORY

The memory map is shown in Figure 1. Instead of an internal ROM, an EPROM is mounted. The address of EPROM is 0100₁₆ to 1FFF₁₆, having 7936 bytes. Other than this, the M50752-PGYS has the same functions as the M50752-XXXSP has. Actually, ROM area depends on EPROM capacity.




Fig.1 Memory map

PIGGYBACK for M50752-XXXSP, M50757-XXXSP

PROCESSOR MODE

External memory area differs from the M50757-XXXSP/M50752-XXXSP only in the memory expanding mode of the processor mode. Figure 2 shows the external memory area when the M50752-PGYS is in the memory expanding mode. All other processor modes are identical to those of the M50757-XXXSP/M50752-XXXSP.




Fig.2 Memory map in memory expanding mode

PRECAUTION FOR USE

- (1) Because of the loading of the EPROM, the external dimensions differ from those of the M50757-XXXSP/M50752-XXXSP, being 19.0 × 50.8mm. Lower pin measurements are the same.
- (2) When developing programs with the M50752-PGYS, carefully consider the ROM capacity of the M50757-XXXSP/M50752-XXXSP.
 In the case of the M50757-XXXSP, use the ROM area from 1400₁₆ to 1FFF₁₆.
 (In the case of the M5L2732K use the areas from 0400₁₆ to 0FFF₁₆.)
 In the case of the M50752-XXXSP, use the ROM area from 1000₁₆ to 1FFF₁₆.
 (In the case of the M5L2732K use the areas from 0000₁₆ to 0FFF₁₆.)

PIGGYBACK for M50752-XXXSP, M50757-XXXSP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		-0.3~7	V
V_P	Supply voltage		$V_{CC}-35 \sim V_{CC}+0.3$	V
V_I	Input voltage $R_0 \sim R_3, CNV_{SS}, \overline{RESET}, X_{IN}, X_{CIN}, D_0 \sim D_7$	Measured using V_{SS} as standard.	-0.3~7	V
V_I	Input voltage $INT_1, INT_2, P_0 \sim P_07, P_20 \sim P_25$		-0.3~13	V
V_O	Output voltage $X_{OUTF}, X_{OUTS}, X_{COUT}, \phi, A_0 \sim A_{12}$	Output transistor is interrupted.	-0.3~ $V_{CC}+0.3$	V
V_O	Output voltage $INT_2, P_0 \sim P_07, P_20 \sim P_25$		-0.3~13	V
V_O	Output voltage $P_10 \sim P_17, P_30 \sim P_37, P_26, P_27$		$V_{CC}-35 \sim V_{CC}+0.3$	V
P_d	Power consumption	$T_a = 25^\circ C$	1000	mW
T_{opr}	Operating temperature		-10~70	$^\circ C$
T_{stg}	Storage temperature		-40~125	$^\circ C$

RECOMMENDED OPERATING CONDITIONS ($T_a = -10 \sim 70^\circ C$ and $V_{CC} = 5V \pm 5\%$ unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Nom.	Max.	
V_{CC}	Supply voltage	4.75	5	5.25	V
V_P	Supply voltage	$V_{CC}-33$		V_{CC}	V
V_{SS}	Supply voltage		0		V
V_{IH}	"H" Input voltage $R_0 \sim R_3$	0.4 V_{CC}		V_{CC}	V
V_{IH}	"H" Input voltage \overline{RESET}	0.8 V_{CC}		V_{CC}	V
V_{IH}	"H" Input voltage $CNV_{SS}, X_{IN}, X_{CIN}$	0.8 V_{CC}		V_{CC}	V
V_{IH}	"H" Input voltage $INT_1, INT_2, P_0 \sim P_07, P_20 \sim P_25$	0.8 V_{CC}		V_{CC}	V
V_{IH}	"H" Input voltage $D_0 \sim D_7$	0.45 V_{CC}		V_{CC}	V
V_{IL}	"L" Input voltage $R_0 \sim R_3, X_{IN}, X_{CIN}$	0		0.12 V_{CC}	V
V_{IL}	"L" Input voltage \overline{RESET}	0		0.12 V_{CC}	V
V_{IL}	"L" Input voltage $CNV_{SS}, INT_1, INT_2, P_0 \sim P_07, P_20 \sim P_25$	0		0.2 V_{CC}	V
V_{IL}	"L" Input voltage $D_0 \sim D_7$	0		0.15 V_{CC}	V
$f_{(X_{IN})}$	Internal clock oscillating frequency			4	MHz

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$, and $f_{(X_{IN})} = 4MHz$ unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V_{OH}	Output voltage $P_10 \sim P_17, P_30 \sim P_37, P_26, P_27$	$V_{CC} = 5V, T_a = 25^\circ C$ $I_{OH} = -12mA$	3			V
V_{OH}	Output voltage $\phi, A_0 \sim A_{12}$	$V_{CC} = 5V, T_a = 25^\circ C$ $I_{OH} = -2.5mA$	3			V
V_{OL}	Output voltage $INT_2, P_0 \sim P_07, P_20 \sim P_25$	$V_{CC} = 5V, T_a = 25^\circ C$ $I_{OL} = 10mA$			2	V
V_{OL}	Output voltage $\phi, A_0 \sim A_{12}$	$V_{CC} = 5V, T_a = 25^\circ C$ $I_{OL} = 5mA$			2	V
$V_{T+} - V_{T-}$	Hysteresis INT_1, INT_2	$V_{CC} = 5V, T_a = 25^\circ C$	0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis \overline{RESET}	$V_{CC} = 5V, T_a = 25^\circ C$		0.4	0.7	V
I_{IL}	Input leak current $P_0 \sim P_3, CNV_{SS}, \overline{RESET}, X_{IN}, X_{CIN}$	$V_{CC} = 5V, T_a = 25^\circ C$ $0 \leq V_I \leq 5V$	-5		5	μA
I_{IL}	Input current $INT_1, INT_2, D_0 \sim D_7, P_0 \sim P_07, P_20 \sim P_25$	$V_{CC} = 5V, T_a = 25^\circ C$ $0 \leq V_I \leq 5V$	-5		5	μA
I_{IL}	Input leak current $P_10 \sim P_17, P_30 \sim P_37, P_26, P_27$	$V_{CC} = 5V, T_a = 25^\circ C$ $V_{CC} - 33V \leq V_I \leq V_{CC}$	-33		33	μA
I_{CC}	Supply current	$V_{CC} = 5V, T_a = 25^\circ C$ P_26 and P_27 are V_{CC} , output pins are left open Input and I/O pins except P_26 and P_27 are V_{SS}		3	6	mA