

# M50964-PGYS

PIGGYBACK for M50964-XXXSP, M50963-XXXSP

## DESCRIPTION

The M50964-PGYS is an EPROM mounted-type micro-computer which utilizes CMOS technology, and is designed for developing programs for single-chip 8-bit microcomputers the M50964-XXXSP/M50963-XXXSP. It is housed in a piggyback-type 64-pin shrink DIP.

There is a 28-pin socket on the package for the M5L2764K or the M5L27128K EPROM.

The M50964-PGYS simplifies the development of programs for the M50964-XXXSP/M50963-XXXSP, and is excellent for making prototypes.

The differences between the M50964-XXXSP and the M50963-XXXSP are only ROM size.

Therefore the M50964-PGYS can be used for the development of programs for the M50964-XXXSP/M50963-XXXSP.

## DISTINCTIVE FEATURES

- Differences with the M50964-XXXSP/M50963-XXXSP are:


- (1) ROMless, EPROM is attached externally.
- (2) Suitable EPROM is the M5L2764K or the M5L27128K.

## APPLICATION

Development of programs for the following systems;

- Office automation equipment
- VCR, Tuner, Audio-visual equipment

## PIN CONFIGURATION (TOP VIEW)



Outline 64S1M

The symbol " " indicates sockets for EPROM.

PIGGYBACK for M50964-XXXSP, M50963-XXXSP

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V <sub>CC</sub> V <sub>SS</sub>	Supply voltage		Power supply inputs 5V±5% to V <sub>CC</sub> , and 0V to V <sub>SS</sub> .
CNV <sub>SS</sub>	CNV <sub>SS</sub>		This is usually connected to V <sub>SS</sub> .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2μs (under normal V <sub>CC</sub> conditions.) If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
X <sub>IN</sub>	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X <sub>IN</sub> and X <sub>OUT</sub> pins. If an external clock is used, the clock source should be connected the X <sub>IN</sub> pin and the X <sub>OUT</sub> pin should be left open.
X <sub>OUT</sub>	Clock output	Output	
φ	Timing output	Output	This is the timing output pin.
INT <sub>1</sub>	Interrupt input	Input	This is the highest order interrupt input pin.
AV <sub>SS</sub>	Voltage input for A-D and D-A		This is GND input pin for the A-D and D-A converters.
V <sub>REF</sub>	Reference voltage input	Input	This is reference voltage input pin for the A-D and D-A converters.
D-A	D-A output	Output	This is output pin from the D-A converter.
PWM	PWM output	Output	This is output pin from the pulse width modulator. The output structure is N-channel open drain.
P0 <sub>0</sub> ~P0 <sub>7</sub>	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open drain.
P1 <sub>0</sub> ~P1 <sub>7</sub>	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is N-channel open drain.
P2 <sub>0</sub> ~P2 <sub>7</sub>	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0, but the output structure is CMOS output.
P3 <sub>0</sub> ~P3 <sub>7</sub>	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. When serial I/O is used, P3 <sub>7</sub> , P3 <sub>6</sub> , P3 <sub>5</sub> , and P3 <sub>4</sub> work as S <sub>RDY</sub> , CLK, S <sub>OUT</sub> , and S <sub>IN</sub> pins, respectively. Also P3 <sub>3</sub> and P3 <sub>2</sub> work as CNTR pin and the lowest interrupt input pin (INT <sub>2</sub> ), respectively.
P4 <sub>0</sub> ~P4 <sub>7</sub>	I/O port P4	I/O	Port P4 is an 8-bit I/O port and has basically the same functions as port P0. P4 <sub>4</sub> ~P4 <sub>7</sub> work as analog input port AN <sub>4</sub> ~AN <sub>7</sub> .
P5 <sub>0</sub> ~P5 <sub>7</sub>	Input port P5	Input	Port P5 is an 8-bit input port. P5 <sub>4</sub> ~P5 <sub>7</sub> can be used as the edge sense inputs.
P6 <sub>0</sub> ~P6 <sub>3</sub>	Output port P6	Output	Port P6 is a 4-bit output port. At external trigger output mode, P6 <sub>0</sub> and P6 <sub>1</sub> are in common with the trigger input pin (T) and the trigger output pin (Q), respectively. The output structure is N-channel open drain.
A <sub>0</sub> ~A <sub>13</sub>	Output port A	Output	These are for addresses to an EPROM mounted on the package.
D <sub>0</sub> ~D <sub>7</sub>	Input port D	Input	These are for input data from an EPROM mounted on the package.

**PIGGYBACK for M50964-XXXSP, M50963-XXXSP**

**BASIC FUNCTION BLOCK**

The differences between the M50964-PGYS and the M50964-XXXSP/M50963-XXXSP are noted below. The following explanations apply to the M50964-PGYS. Specification variations for other chips are noted accordingly.

**MEMORY**

The memory map is shown in Figure 1. The M50964-PGYS is mounted an EPROM instead of an internal ROM. The address of an EPROM is C000<sub>16</sub> ~ FFFF<sub>16</sub>, and this memory size is 16384 bytes. Other than these, the M50964-PGYS has the same functions as the M50964-XXXSP/M50963-XXXSP have.




Fig.1 Memory map

**PIGGYBACK for M50964-XXXSP, M50963-XXXSP**

**PROCESSOR MODE**

External memory area differs from the M50964-XXXSP/  
M50963-XXXSP in the memory expanding mode.

External memory map in the memory expanding mode is  
shown in Figure 2.




Fig.2 Memory map in memory expanding mode

**PRECAUTION FOR USE**

- (1) In case of the M5L2764K or the M5L27128K EPROM use the following areas (refer to Figure 1):
  - For the M50964-XXXSP, usable ROM area are E800<sub>16</sub>~FFFF<sub>16</sub>.  
M5L2764K..... addresses 0800<sub>16</sub>~1FFF<sub>16</sub>  
M5L27128K..... addresses 2800<sub>16</sub>~3FFF<sub>16</sub>
  - For the M50963-XXXSP, usable ROM area are D800<sub>16</sub>~FFFF<sub>16</sub>.  
M5L27128K..... addresses 1800<sub>16</sub>~3FFF<sub>16</sub>
- (2) The M50964-PGYS has no options as the M50964-XXXSP/M50963-XXXSP. But, the M50964-PGYS can use the STP instruction.

PIGGYBACK for M50964-XXXSP, M50963-XXXSP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.3~7	V
$V_i$	Input voltage $X_{IN}$		-0.3~7	V
$V_i$	Input voltage $P2_0\sim P2_7, P4_2\sim P4_7$		-0.3~ $V_{CC}+0.3$	V
$V_i$	Input voltage $P0_0\sim P0_7, P1_0\sim P1_7, P3_0\sim P3_7, P4_0, P4_1, P5_0\sim P5_7, INT_1$	With respect to $V_{SS}$ Output transistors cut-off	-0.3~13	V
$V_i$	Input voltage $CNV_{SS}, RESET$		-0.3~13	V
$V_o$	Output voltage $P2_0\sim P2_7, P4_2\sim P4_7, X_{OUT}, \phi, D-A$		-0.3~ $V_{CC}+0.3$	V
$V_o$	Output voltage $P0_0\sim P0_7, P1_0\sim P1_7, P3_0\sim P3_7, P4_0, P4_1, P6_0\sim P6_3, PWM$		-0.3~13	V
$P_d$	Power dissipation	$T_a=25^\circ C$	1000( Note 1 )	mW
$T_{opr}$	Operating temperature		-10~70	$^\circ C$
$T_{stg}$	Storage temperature		-40~125	$^\circ C$

RECOMMENDED OPERATING CONDITIONS ( $V_{CC}=5V\pm 5\%$ ,  $T_a=-10\sim 70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Norm.	Max.	
$V_{CC}$	Supply voltage	4.75	5	5.25	V
$V_{SS}$	Supply voltage		0		V
$V_{REF}$	Reference voltage	4		$V_{CC}$	V
$V_{IH}$	"H" input voltage $P0_0\sim P0_7, P1_0\sim P1_7, P2_0\sim P2_7, P3_0\sim P3_7, P4_0\sim P4_7, P5_0\sim P5_7, INT_1, RESET, X_{IN}, CNV_{SS}, P6_0$	0.8 $V_{CC}$		$V_{CC}$	V
$V_{IH}$	"H" input voltage $P0_0\sim P0_7$	0.45 $V_{CC}$		$V_{CC}$	V
$V_{IL}$	"L" input voltage $P0_0\sim P0_7, P1_0\sim P1_7, P2_0\sim P2_7, P3_0\sim P3_7, P4_0\sim P4_7, P5_0\sim P5_7, INT_1, CNV_{SS}, P6_0$	0		0.2 $V_{CC}$	V
$V_{IL}$	"L" input voltage $RESET$	0		0.12 $V_{CC}$	V
$V_{IL}$	"L" input voltage $X_{IN}$	0		0.16 $V_{CC}$	V
$V_{IL}$	"L" output voltage $P0_0\sim P0_7$	0		0.15 $V_{CC}$	V
$I_{OL(peak)}$	"L" peak output current $P0_0\sim P0_7, P1_0\sim P1_7, P2_0\sim P2_7, P3_0\sim P3_7, P4_0\sim P4_7$ (Note 2)			10	mA
$I_{OL(peak)}$	"L" peak output current $P6_0\sim P6_3$ (Note 2)			15	mA
$I_{OL(peak)}$	"L" peak output current PWM (Note 2)			5	mA
$I_{OL(avg)}$	"L" average output current $P0_0\sim P0_7, P1_0\sim P1_7, P2_0\sim P2_7, P3_0\sim P3_7, P4_0\sim P4_7$ (Note 1)			5	mA
$I_{OL(avg)}$	"L" average output current $P6_0\sim P6_3$ (Note 1)			7	mA
$I_{OL(avg)}$	"L" average output current PWM (Note 1)			2.5	mA
$I_{OH(peak)}$	"H" peak output current $P2_0\sim P2_7$ (Note 2)			-10	mA
$I_{OH(avg)}$	"H" average output current $P2_0\sim P2_7$ (Note 1)			-5	mA
$f_{(X_{IN})}$	Internal clock oscillating frequency			4	MHz

- Note 1 : Average output current  $I_{OL(avg)}$  and  $I_{OH(avg)}$  are the average value of a period of 100ms.  
 Note 2 : Total of "L" output current  $I_{OL}$  of ports P0, P1, P2, P3, P4, P6, and PWM is 80mA max.  
 Total of "H" output current  $I_{OH}$  of port P2 is 50mA max.  
 Note 3 : "H" input voltage of ports P0, P1, P3, P4, P5, and  $INT_1$  is available up to +12V.

PIGGYBACK for M50964-XXXSP, M50963-XXXSP

ELECTRICAL CHARACTERISTICS ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f_{XIN}=4MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$V_{OH}$	"H" output voltage P2 <sub>0</sub> ~P2 <sub>7</sub>	$I_{OH}=-10mA$	3			V
$V_{OH}$	"H" output voltage $\phi$ , A <sub>0</sub> ~A <sub>13</sub>	$I_{OH}=-2.5mA$	3			V
$V_{OL}$	"L" output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>3</sub>	$I_{OL}=10mA$			2	V
$V_{OL}$	"L" output voltage $\phi$ , PWM, A <sub>0</sub> ~A <sub>13</sub>	$I_{OL}=5mA$			2	V
$V_{T+}-V_{T-}$	Hysteresis INT <sub>1</sub>		0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3 <sub>6</sub>	When used as CLK input	0.3	0.8		V
$V_{T+}-V_{T-}$	Hysteresis P3 <sub>7</sub>	When used as INT <sub>2</sub> input	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis P3 <sub>3</sub>	When used as CNTR input	0.5	1		V
$V_{T+}-V_{T-}$	Hysteresis P6 <sub>0</sub>	When used as T input	0.5	1		V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.5	0.7	V
$V_{T+}-V_{T-}$	Hysteresis X <sub>IN</sub>		0.1		0.5	V
$I_{IL}$	"L" input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> P6 <sub>0</sub> ~P6 <sub>3</sub> , PWM	$V_i=0V$			-5	$\mu A$
$I_{IL}$	"L" input current INT <sub>1</sub> , RESET, X <sub>IN</sub> , D <sub>0</sub> ~D <sub>7</sub>	$V_i=0V$			-5	$\mu A$
$I_{IH}$	"H" input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> P4 <sub>0</sub> ~P4 <sub>3</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>3</sub> PWM	$V_i=12V$			12	$\mu A$
$I_{IH}$	"H" input current INT <sub>1</sub> , RESET, X <sub>IN</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> P4 <sub>4</sub> ~P4 <sub>7</sub> , D <sub>0</sub> ~D <sub>7</sub>	$V_i=5V$			5	$\mu A$
$V_{RAM}$	RAM retention voltage	When clock stopped	2			V
$I_{CC}$	Supply current	$\phi$ , X <sub>OUT</sub> , and D-A pins opened, other pins at $V_{SS}$ , and A-D converter in the finished condition.	$f_{XIN}=4MHz$ Square wave	3	6	mA
			When clock stopped		1	$\mu A$
			When clock stopped		10	$\mu A$
			$T_a=75^\circ C$			

A-D CONVERTER CHARACTERISTICS ( $V_{CC}=5V$ ,  $V_{SS}=AV_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f_{XIN}=4MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$			$\pm 3$	LSB
$R_{LADDER}$	Ladder resistance value	$V_{REF}=V_{CC}$	2		10	k $\Omega$
$t_{CONV}$	Conversion time				50	$\mu s$
$V_{REF}$	Reference input voltage		2		$V_{CC}$	V
$V_{IA}$	Analog input voltage		0		$V_{REF}$	V

D-A CONVERTER CHARACTERISTICS ( $V_{CC}=5V$ ,  $V_{SS}=AV_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f_{XIN}=4MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$			5	Bits
—	Error in full scale range	$V_{REF}=V_{CC}$			$\pm 1$	%
$t_{SU}$	Set up time	$V_{REF}=V_{CC}$			3	$\mu s$
$R_O$	Output resistance	$V_{REF}=V_{CC}$			3	k $\Omega$
$V_{REF}$	Reference voltage		4		$V_{CC}$	V