

MITSUBISHI ICs (TV)
M52025SP

PAL/NTSC VIDEO CHROMA DEFLECTION

DESCRIPTION

The M52025SP is a semiconductor integrated circuit for video, chroma, and deflection signal processing. Combined with IC component M51496P for VIF/SIF, it realizes practical color television using only two IC components.

Circuit configuration includes built-in sync separation, horizontal AFC, horizontal oscillator, horizontal count-down, vertical count-down, contrast control, luminance control, picture quality control, ACC/killer detector, ident detector, APC detector, chroma oscillator, NTSC tint control, and chroma demodulator functions.

FEATURES

- PAL / NTSC / SECAM multi-system processing can be realized by adding IC component M52026SP for processing SECAM chroma signals.
- Large-scale, single-chip construction enhances practicality and reliability of the television set itself while contributing to lower power consumption.
- Places of adjustment and number of external components are minimized.
- NTSC system switch enables construction of a PAL/NTSC system with a minimal amount of peripheral components. (Switches demodulator axis, demodulation ratio, PAL matrix, and tint control.)
- Employs a sync detector system for ACC/killer detector; realizes superior weak electric field killer level.
- Double AFC in the horizontal circuit effectively reduces weak electric field horizontal "jitter," and "bending" on the screen is minimized thanks to luminance alteration. Sync sensor circuit can be used as a sensor signal for sound muting, automatic channel selection, etc.
- Contains built-in service switch. (Contrast minimum killer ON, vertical output OFF)
- No vertical blanking for -Y output


APPLICATION

PAL/SECAM Dual, PAL/NTSC System Color Television Receiver

RECOMMENDED OPERATING CONDITION

Supply voltage range 10.0~12.5V (Pin 29)
 Rated supply voltage 11V (Pin 29)
 Rated supply Current 33mA (Pin 30)

PIN CONFIGURATION (TOP VIEW)




Outline 36P4E

M52025SP

PAL/NTSC VIDEO CHROMA DEFLECTION

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Unit
Vcc	Supply voltage	13.5	V
Pd	Power dissipation	1.25	W
Surge	Surge voltage resistance	± 200	V
V16	Pin ⑩ voltage	0.28Vcc + 6	V
I17	Pin ⑩ input current	+ 6	mA
I14	Pin ⑭ input current	- 1.0	mA
Topr	Operating temperature	- 20~65	°C
Tstg	Storage temperature	- 40~125	°C

PAL/NTSC VIDEO CHROMA DEFLECTION

ELECTRICAL CHARACTERISTICS (T_a = 25°C, unless otherwise noted)

VIDEO SECTION

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
I _{cc} - YC	Circuit current		46	60	74	mA
Y _{max}	Maximum output		6.9	8.0		V _{P-P}
GY	Video amplifier gain		18	21	24	dB
GY _{mid}	Contrast control characteristics - 1		0.65	0.95	1.35	V _{P-P}
GY _{min}	Contrast control characteristics - 2			-39	-29	dB
GY _{max}	Contrast control characteristics - 3		4.3	7.3	10.3	dB
YT _{mid}	Video tone control characteristics-1		0.95	1.35	1.85	V _{P-P}
YT _{min}	Video tone control characteristics-2		-11	-8	-5	dB
YT _{max}	Video tone control characteristics-3		1.6	4.6	7.6	dB
Y _{BRT} mid	Brightness control characteristics-1		3.4	4.0	4.6	V
Y _{BRT} min	Brightness control characteristics-2		7.4	8.0	8.6	V
Y _{BRT} max	Brightness control characteristics-3			0.8	1.4	V
Y _f	Frequency characteristics		-2	2	6	dB
H.BLKTH	Horizontal blanking threshold voltage		8.9	9.5	10.1	V

CHROMA SECTION

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
C _{max}	Maximum output		1.6	2.2	2.8	V _{P-P}
GC	Chroma maximum gain		35	40	45	dB
Acc1	ACC characteristics - 1		-8	-2.5	0	dB
Acc2	ACC characteristics - 2		-2	0.4	3	dB
KIL	Killer operation input		-34	-28	-22	dB
D.KIL	Killer color residual				200	mV _{P-P}
CC _{mid}	Color control characteristics - 1		0.65	0.95	1.35	V _{P-P}
CC _{min}	Color control characteristics - 2			-40	-36	dB
CC _{max}	Color control characteristics - 3		5	9	13	dB
UC _{mid}	Color tracking characteristics - 1		0.45	1.1	1.75	V _{P-P}
UC _{min}	Color tracking characteristics - 2			-40	-36	dB
UC _{max}	Color tracking characteristics - 3		1	5	8	dB
APC1	APC pull - in range - 1		500	900		Hz
APC2	APC pull - in range - 2		870	1500		Hz
D _{bc}	Demodulated output DC voltage		5.9	6.4	6.9	V
D _{offset}	Demodulated output DC offset				0.3	V
D _{max}	Demodulated output maximum amplitude		5.5	6.5	7.5	V _{P-P}
D _{B-Y}	B - Y demodulated sensitivity		2.5	3.0	3.5	V _{P-P}
R/B	Demodulation ratio - 1		0.53	0.60	0.67	-
G/B	Demodulation ratio - 2		0.30	0.36	0.42	-
V ₂₃	Pin ② voltage (killer ON)			0.13	1.00	V
NTSC B	Demodulated output (NTSC)		2.25	3.25	4.55	V _{P-P}
NTSC R/B	Demodulation ratio - 1 (NTSC)		0.60	0.70	0.80	-
NTSC G/B	Demodulation ratio - 2 (NTSC)		0.20	0.31	0.36	-
D _{bw}	Demodulated output bandwidth		0.8	1.0		MHz
CD	Chroma input dynamic range		1.0	1.4		V _{P-P}
∠R-Y-P	PAL demodulated phase angle			90		deg.
∠R-Y-N	NTSC demodulated phase angle			100		deg.
T _{min}	NTSC TINT		27	-47	67	deg.
T _{max}			20	+40	60	deg.

M52025SP

PAL/NTSC VIDEO CHROMA DEFLECTION

DEFLECTION SECTION

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
I _{CC} - D	Circuit current		26	35	44	mA
V _{min}	Horizontal oscillator starting voltage			6	7.2	V
f _H	Horizontal free run frequency		15.45	15.625	15.8	kHz
f _{PHIL}	Horizontal pull - in range - 1			- 970	- 600	Hz
f _{PHIH}			+ 550	+ 900		Hz
V _{9H}	Coincidence detection maximum voltage		8.5	9.1		V
V _{9L}	Coincidence detection minimum voltage				0.5	V
τ _H	Horizontal output pulse amplitude		22	25	28	μ sec
V _{Hmin}	Horizontal output voltage			0.04	0.16	V
V _{Hmax}			3.1	3.9	4.8	V
t _{OP}	Burst gate pulse position		4.1	5.0	5.9	μ sec
f _{V50}	Vertical free run frequency 50 (Hz)		45.6	47	48.6	Hz
f _{V60}	Vertical free run frequency 60 (Hz)		52.7	55	57.2	Hz
f _{pv50}	Vertical pull - in range 50 (Hz)		54	55.7	58	Hz
f _{pv60}	Vertical pull - in range 60 (Hz)		65	66.3	69	Hz
τ _{V50}	Vertical output pulse amplitude 50 (Hz)		474	544	614	μ sec
τ _{V60}	Vertical output pulse amplitude 60 (Hz)		474	544	614	μ sec
V _{Vmax}	Vertical output maximum voltage		3.2	4.2		V _{O-P}
V _{Vmin}	Vertical output minimum voltage				0.3	V
P _{Ramp}	Ramp peak voltage		5.6	6.05	6.5	V
V _{Ramp}	Ramp amplitude		1.5	1.8	2.1	V _{P-P}
G _{VV}	Vertical open loop gain		16	20	24	dB
I _{SS}	Sync separation input sensitivity current		0.07	0.1	0.15	mA
T _{BGP1}	Burst gate pulse timing - 1		0.35	0.5	0.7	μ sec
T _{BGP2}	Burst gate pulse timing - 2		3.2	3.6	4.1	μ sec
V _{FBP}	Flyback pulse clamp voltage		4.3	4.8	5.3	V
V _{BGP}	Burst gate pulse voltage		9.5	10.0	10.5	V

PAL/NTSC VIDEO CHROMA DEFLECTION

ELECTRICAL CHARACTERISTICS TEST METHOD**GY Video Amplifier Gain**

1. Test -Y output amplitude and make V_{C0} the testing value.
2. $GY = 20 \times \log \frac{V_{C0} \text{ (mVPP)}}{200 \text{ (mVPP)}} \text{ (dB)}$

GYmid Contrast Control Characteristics-1

1. $GY_{mid} = Y_{C0} \text{ (VPP)}$

GYmin Contrast Control Characteristics-2

1. Test -Y output amplitude and make V_{C1} the testing value.
2. $GY_{min} = 20 \times \log \frac{V_{C1}}{V_{C0}} \text{ (dB)}$

GYmax Contrast Control Characteristics-3

1. Test -Y output amplitude and make V_{C2} the testing value.
2. $GY_{max} = 20 \times \log \frac{V_{C2}}{V_{C0}} \text{ (dB)}$

YTmid Video Tone Control Characteristics-1

1. Test -Y output amplitude and make V_{T0} the testing value.
2. $YT_{mid} = V_{T0} \text{ (VPP)}$

YTmid Video Tone Control Characteristics-2

1. Test -Y output amplitude and make V_{T1} the testing value.
2. $YT_{min} = 20 \times \log \frac{V_{T1}}{V_{T0}} \text{ (dB)}$

YTmax Video Tone Control Characteristics-3

1. Test -Y output amplitude and make V_{T2} the testing value.
2. $YT_{max} = 20 \times \log \frac{V_{T2}}{V_{T0}} \text{ (dB)}$

Yarmid Brightness Control Characteristics-1

1. Test -Y output DC voltage.

Yarmin Brightness Control Characteristics-2

1. Same as Y9.

Yarmax Brightness Control Characteristics-3

1. Same as Y9.

Yr Frequency Characteristics

1. Test -Y output amplitude.
2. Make V_{r1} the amplitude when SG2 is input.
3. Make V_{r2} the amplitude when SG4 is input.
4. $Y_r = 20 \times \log \frac{V_{r2}}{V_{r1}} \text{ (dB)}$

DG Differential Gain

1. Test -Y output DC voltage.
2. Make VG1 the amplitude when ② is set to 2.4V.
3. Make VG2 the amplitude when ② is set to 1.8V.
4. $DG = \frac{|VG1 - VG2|}{VG2} \times 100 \text{ (%)}$

H. BLK TH Horizontal Blanking Threshold Voltage

1. Apply voltage to pin ④ and increase from 8V.
2. Test the voltage of pin ④ when signal ceases to be output by ⑩.

GC Chroma Maximum Gain

1. Test output amplitude (P-P) and make V_{GC} the testing value.
2. $GC = 20 \times \log \frac{V_{GC} \text{ (mVPP)}}{\text{Input Amplitude (} \approx 7.94 \text{ mVPP)}} \text{ (dB)}$

ACC 1 ACC Characteristics-1

1. Test output amplitude (P-P).
2. Make V_{A0} the testing value when SG5 0dB is input.
3. Make V_{A1} the testing value when SG5 -22dB is input.
4. $ACC 1 = 20 \times \log \frac{V_{A1}}{V_{A0}} \text{ (dB)}$

ACC 2 ACC Characteristics-2

1. In the same manner as in C3, make V_{A2} the testing value when SG5 +6dB is input.
2. $ACC 2 = 20 \times \log \frac{V_{A2}}{V_{A0}} \text{ (dB)}$

KIL Killer Operation Input

1. Gradually attenuate the level of SG5.
2. While monitoring DC voltage of pin ⑤, input level of SG5 when voltage becomes less than 1V.

D. KIL Killer Color Residual

1. Test output amplitude within 1H interval.

CCmid Color Control Characteristics-1

1. Test output amplitude (P-P) and make V_{C10} the testing value.
2. $CC_{mid} = V_{C10} \text{ (VPP)}$

CCmin Color Control Characteristics-2

1. Test output amplitude (P-P) and make V_{C11} the testing value.
2. $CC_{min} = 20 \times \log \frac{V_{C11}}{V_{C10}} \text{ (dB)}$

CCmax Color Control Characteristics-3

1. Test output amplitude (P-P) and make V_{C12} the testing value.
2. $CC_{max} = 20 \times \log \frac{V_{C12}}{V_{C10}} \text{ (dB)}$

UCmid Color Tracking Characteristics-1

1. Test output amplitude (P-P) and make V_{U0} the testing value.
2. $UC_{mid} = V_{U0} \text{ (VPP)}$

UCmin Color Tracking Characteristics-2

1. Test output amplitude (P-P) and make V_{U1} the testing value.
2. $UC_{min} = 20 \times \log \frac{V_{U1}}{V_{U0}} \text{ (dB)}$

PAL/NTSC VIDEO CHROMA DEFLECTION

UCmax Color Tracking Characteristics-3

1. Test output amplitude (P-P) and make V_{U2} the testing value.
2. $UC_{max} = 20 \times \log \frac{V_{U2}}{V_{U0}}$ (dB)

APC 1 APC Pull-In Range-1

1. Set so that the frequency of SG6 is less than 4.433MHz and pin ② is Lo.
2. Gradually increase the frequency of SG6.
3. Test the frequency when the voltage of pin ② changes from Lo to Hi and make F_{AU} the testing value.
4. $APC 1 = 4433619$ (Hz) - F_{AU} (Hz)

APC 2 APC Pull-In Range-2

1. Set so that the frequency of SG6 is more than 4.434MHz and pin ② is Lo.
2. Gradually decrease the frequency of SG6.
3. Test the frequency when the voltage of pin ② changes from Lo to Hi and make F_{Ad} the testing value.
4. $APC 2 = F_{Ad}$ (Hz) - 4433619 (Hz)

Dcc Demodulated Output DC Voltage

1. Test DC voltage at ①A, ②A and ③A.

Dffset Demodulated Output DC Offset

1. Calculate each voltage difference of, ①A②A, ②A③A and ③A①A from the testing value of C15.

R/B Demodulation Ratio-1

1. Test output amplitude and make D_{R-Y} the testing value.
2. $R/B = \frac{D_{R-Y}}{D_{B-Y}}$ (Testing Value at C18)

G/B Demodulation Ratio-2

1. Test output amplitude and make D_{G-Y} the testing value.
2. $G/B = \frac{D_{G-Y}}{D_{B-Y}}$ (Testing Value at C18)

ΔD/H Demodulated Output 1H Level Difference

1. Test both AC, DC for each 1H level difference.

C leak Demodulated Output Carrier Leak

1. Test output carrier element for 1A, 2A, and 3A.

Vntsc NTSC Operation Control Voltage

1. Gradually decrease voltage of 34A from the area of 8V.
2. Test the 34A voltage when signal ceases to be output by 1A.

NTSC R/B Demodulation Ratio (NTSC)-1

1. Test output amplitude and make $NTSC_R$ the testing value.
2. $NTSC R/B = \frac{NTSC_R}{NTSC_B}$ (Testing Value at C25)

NTSC G/B Demodulation Ratio (NTSC)-2

1. Test output amplitude and make $NTSC_G$ the testing value.
2. $NTSC G/B = \frac{NTSC_G}{NTSC_B}$ (Testing Value at C25)

V P/N PAL/NTSC Demodulated Output DC Voltage Difference

1. Test the difference in DC voltage when S34 is ON and when it is OFF.

SS Service Switch Operation

1. No output signal from ④
2. No vertical sync pulse from ⑤
3. Voltage of ⑥ drops below 1V.
4. Check 1, 2 and 3.

D_{BW} Demodulated Output Bandwidth

1. Set frequency of SG8 to 4.5MHz, and test output amplitude of ①, ② and ③.
2. Gradually increase the frequency of SG8.
3. Test output frequency of ①, ② and ③ when output amplitude is 3dB less than when 4.5MHz is input.

CD Chroma Input Dynamic Range

1. Increase the level of SG5 and test the input amplitude when output becomes distorted.

∠R-Y-P, ∠G-Y-P PAL Demodulated Phase Angle

1. Make ∠R-Y-P the phase difference of ①A ②A.
2. Make ∠G-Y-P the phase difference of ①A ②A.

∠R-Y-N, ∠G-Y-N NTSC Demodulated Phase Angle

1. Make ∠R-Y-N the phase difference of ①A ②A.
2. Make ∠G-Y-N the phase difference of ①A ③A.

T_{min}, T_{max} NTSC Tint

1. Set oscilloscope to X-Y. Connect ①A to X and ②A to Y.
2. Open ④ and set SG6 frequency to 4.433619MHz.
3. At this time the oscilloscope waveform is shown as 180°.
4. Make T_{min} the remainder of subtracting 180° from the angle when ④ was set to 4V.
5. Make T_{max} the remainder of subtracting 180° from the angle when ④ was set to 1V.

Horizontal Oscillator Starting Voltage

1. Increase ⑥ from 0V.
2. Test ⑥ voltage where the output waveform cycle of ⑥ is approx. 64μs.


f_{PHIL}, f_{PHIH} Horizontal Pull-In Range-1

1. Decrease the frequency of input signal so that the S_{Gb} input signal and pin ⑥ output waveform are not synchronized.
2. Increase the frequency of S_{Gb}.
3. Test the S_{Gb} frequency when S_{Gb} and pin ⑥ output waveform become synchronized and make f_{L1} the testing value.


PAL/NTSC VIDEO CHROMA DEFLECTION

4. $f_{PH1L} = f_{L1} - f_H$ (Testing Value at J3)
5. Test the upper side pull-in in the same manner and make f_{H1} the SGC frequency when the two become synchronized.
6. $f_{PH1H} = f_{H1} - f_H$ (Testing Value at J3)

τ_{CH} Horizontal Output Pulse Amplitude
 V_{Hmin} , V_{Hmax} Horizontal Output Voltage



t_{BP} Burst Gate Pulse Position



f_{PV} 50 Vertical Pull-In Range 50 (Hz)

1. Increase the frequency of input signal so that the SGC input signal and pin ⑮ output waveform are not synchronized.
2. Decrease the frequency of SGC and test the SGC frequency when SGC and the output waveform of pin ⑮ become synchronized.

f_{PV} 60 Vertical Pull-In Range 60 (Hz)


1. Same as J12.

τ_{V50} Vertical Output Pulse Amplitude 50 (Hz)

τ_{V60} Vertical Output Pulse Amplitude 60 (Hz)


V_{Vmax} Vertical Output Maximum Voltage

V_{Vmin} Vertical Output Minimum Voltage



P Ramp Ramp Peak Voltage

V Ramp Ramp Amplitude



G_v Vertical Open Loop Gain

1. Test the output amplitude of pin ⑮ and make V_{VO} the testing value.

$$G_v = 20 \times \log \frac{V_{VO} \text{ (mVpp)}}{\text{Input Amplitude (=50mVpp)}} \text{ (dB)}$$

I_{SS} Sync Separation Input Sensitivity Current

1. Increase I_S from 0 mA.
2. Test I_S when burst gate pulse ceases to be output by ⑭.

T_{BGP1} Burst Gate Pulse Timing-1


1. Test the time from SGA rise to burst gate pulse rise.

T_{BGP2} Burst Gate Pulse Timing-2

1. Test burst gate pulse amplitude.

V_{FBP} Flyback Pulse Clamp Voltage






V_{BGP} Burst Gate Pulse Voltage




M52025SP

PAL/NTSC VIDEO CHROMA DEFLECTION

INPUT SIGNAL

SG No.	Signals
SG 1	100 kHz CW 3 VP-P
SG 2	100 kHz CW 200 mVP-P
SG 3	2 MHz CW 200 mVP-P
SG 4	5 MHz CW 200 mVP-P
SG 5	<p>PAL Simple Chroma Signal</p>  <p>The phase correlation between the about signals is outlined in the figure on the right. The phase correlation with burst of $e_c(n)$ and $e_c(n+1)$ does not always have to be as shown in the figure on the right, and in particular must be adjustable according to conditions when testing phase correlation.</p> 
SG 6	With PAL simple chroma signals for SG5, the phase of burst and chroma signals should be the same and the frequency should be ajustable.
SG 7	4.42 MHz CW 0.2~0.5 VP-P
SG 8	4~6 MHz CW
SG 9	f_{sb} (Burst) = 4.433619 MHz, f_{sc} (Chroma) = 4.53 MHz at SG5.
SG a	<p>Input for sync separation should be APL 100% standard combined image signal 1.5 Vpp for PAL system such as illustrated by the figure on the right.</p> 
SG b	 <p>Duty 90%</p>
SG c	 <p>Duty 95%</p>
SG d	2 kHz, CW; 500 mVPP = 0 dB

TYPICAL CHARACTERISTICS



M52025SP








PAL/NTSC VIDEO CHROMA DEFLECTION

DESCRIPTION OF PIN

Pin No.	Name	Description	Peripheral circuit of pins	DC voltage(V)
① ②	B-Y output R-Y output	<ul style="list-style-type: none"> • Chroma output B - Y R - Y 		6.4
③	G-Y output	<ul style="list-style-type: none"> • Chroma output G - Y • If color tracking switch external resistor (emitter resistor) is removed, color tracking is ineffectual. 		6.4
④	-Y output	<ul style="list-style-type: none"> • -Y output • Horizontal blanking input 		—
⑤	GND	—	—	0
⑥	Horizontal output	<p>Approx. 4V 0V 25 μ sec</p> <p>Horizontal pre - driver output</p>		—
⑦	X - RAY protector	X - RAY protector is actuated when pin voltage exceeds approx. 0.75V.		—

PAL/NTSC VIDEO CHROMA DEFLECTION










DESCRIPTION OF PIN (cont.)

Pin No.	Name	Description	Peripheral circuit of pins	DC voltage (V)
⑧	AFC1 filter	 <p>When VCO frequency becomes high filter voltage decreases causing VCO frequency to drop. Operates oppositely when frequency becomes high.</p>		6.6
⑨	Vcc H	Built - in regulator	—	10
⑩	Horizontal ramp	 <p>Generates horizontal ramp. Horizontal output pulse is created according to this ramp.</p>		—
⑪	Coincidence detection filter	High when horizontal SYNC and horizontal output are synchronized, low when not synchronized.		Low 0.2 High 9.1
⑫	Horizontal oscillator output	 <p>f = approx. 500kHz Output to external phase shifter.</p>		9.5

M52025SP






PAL/NTSC VIDEO CHROMA DEFLECTION

DESCRIPTION OF PIN (cont.)

Pin No.	Name	Description	Peripheral circuit of pins	DC voltage(V)
⑬	Horizontal oscillator input	 f = approx. 500kHz Output to external phase shifter.		5.2
⑭	F.B.P. input/ B.G.P. output	4.3 μ sec  B.G.P. and F.B.P. output as sand castle.		—
⑮	Vertical output	 5.3V 0V		—
⑯	Vertical return	AC/DC return input pin		—
⑰	Vertical ramp	 6.8V 5V Vertical ramp generation		—





PAL/NTSC VIDEO CHROMA DEFLECTION

DESCRIPTION OF PIN (cont.)

Pin No.	Name	Description	Peripheral circuit of pins	DC voltage(V)
18	Sync separation input	Sync separation of emitter input		8.4
19	Picture quality control/picture muting switch	<ul style="list-style-type: none"> Picture quality control High-pass increases as pin voltage is decreased. Picture muting If voltage is less than 2V, picture muting is actuated and -Y output becomes BLK level. Built-in buffer 		—
20	Y input	Y signal input		1.3
21	Pedestal clamp	Pedestal DC voltage of -Y output is determined by this clamp voltage.		2
22	Luminance control	Luminance control Becomes brighter as voltage is increased.		—

PAL/NTSC VIDEO CHROMA DEFLECTION

DESCRIPTION OF PIN (cont.)

Pin No.	Name	Description	Peripheral circuit of pins	DC voltage(V)
24	DC playback	DC playback ratio can be changed by external CR. 100% when open.		—
24	Vcc	—	—	11
25	Color signal input 50/60 SW	<ul style="list-style-type: none"> • Chroma input • 50/60 switching Vertical countdown toggles between 50Hz and 60Hz. When voltage exceeds 5.6V, toggles to 60Hz.		2.7
26	Color saturation control	Changes amplitude of chroma output.		—
27	Peak ACC filter	Gain of chroma amp is controlled by this filter in order to maintain a constant chroma amplitude.		—

M52025SP





PAL/NTSC VIDEO CHROMA DEFLECTION

DESCRIPTION OF PIN (cont.)

Pin No.	Name	Description	Peripheral circuit of pins	DC voltage(V)
⑳	Contrast control/ burst cleaning	Burst cleaning Coil connection contrast control Changes amplitude of -Y output. Amplitude increases as voltage is increased.		—
㉑	ACC/ killerfilter (1) / service switch	Sync ACC/killer filter ACC and killer are operated according to voltage differential between this pin and pin ㉒. When this pin is connected to GND, the service switch is ON. (Vertical stop and contrast MIN. killer ON.)		7.3
㉒	Chroma output	PAL system ACC chroma signals are output. NTSC system Low DC chroma signals are output.		7.1 4.2
㉓	ACC/killer filter (2)	Sync acc/killer filter ACC and killer are operated according to voltage differential between this pin and pin ㉑.		7.3
㉔	APC filter	Chroma VCO phase is controlled by this voltage in order to check burst.		9.1

PAL/NTSC VIDEO CHROMA DEFLECTION

DESCRIPTION OF PIN (cont.)

Pin No.	Name	Description	Peripheral circuit of pins	DC voltage(V)
③③	Chroma VCO	Generates carrier for chroma.		8
③④	Ident filter NTSC tint control	PAL system Functions as ident filter. When voltage drops below reference voltage, F.F. is stopped. NTSC system (less than 5V) Tint control is carried out at 2~4V. If NTSC switch is less than 5V, switches to NTSC mode.		8
③⑤	B-Y input	PAL system Synthesized B-Y chroma signal input		6
③⑥	R-Y input	PAL system Synthesized R-Y chroma signal input		2