

PRELIMINARY
 Notice: This is not a final specification. Some
 parameter limits are Subject to change.

MITSUBISHI LSIs
M58992P

CMOS CRT CONTROLLER

DESCRIPTION

The M58992P is a raster scan type CRT interface device, fabricated using silicon gate CMOS technology. This LSI is a one-chip type high-performance video display generator having the timing signal generator and attribute circuits required for CRT display so as to allow system configuration with a small number of components.

FEATURES

- Single 5V supply voltage.
- Can generate video display using simple external circuit
- 10 programmable display modes
- Some mode conditionally allows mixed use with other mode.
- Color display is programmable to use either 8 or 16 colors.
- The R, G and B signals are provided as video output signals.
- Can superimpose on TV screen
- A 16K or 64K DRAM is used as the video RAM under control of the built-in DRAM controller.
- The video RAM area can be used concurrently for storage of display data and microprocessor program.
- Paging and scrolling are possible.
- Cursor control; blinking, blanking, underline and reverse characters are possible.
- Light pen input control function is provided.
- Various interrupts generating function is provided.


APPLICATION


Display unit using home TV set or monitor TV set

FUNCTION

The information or data to be displayed on the screen is written in the video RAM by the microprocessor. The M58992P can read the video RAM in the order of the CRT scan, and can generate synchronization signal for a CRT.

PIN CONFIGURATION (TOP VIEW)





CMOS CRT CONTROLLER

MITSUBISHI LSIS
M58992P

PIN DESCRIPTION

Pin	Name	Input/output	Functions
DAD ₇ ~ DAD ₀	Multiplexed DRAM address /data bus	Input/output	Causes data input from DRAM or data output for writing in DRAM by output of multiplexed row and column address to DRAM.
$\overline{\text{RAS}}$	Row address strobe output	Output	DRAM address input is latched at falling edge of $\overline{\text{RAS}}$.
$\overline{\text{CAS}}$	Column address strobe output	Output	DRAM address input is latched at falling edge of $\overline{\text{CAS}}$.
$\overline{\text{WE}}$	Write enable output	Output	Data from microprocessor is written in DRAM when this signal is "L".
R	Video output R	Output	TTL level output of video signals R, G and B. Auxiliary output for R, G and B. By external Combination with R, G and B, up to 16 colors can be displayed. I = "H" indicates high luminance.
G	Video output G		
B	Video output B		
I	Video output luminance		
BRST	Burst output	Output	Signal to indicate color burst signal position or sub-carrier frequency phase-modulated by RGB in case of NTSC system.
BCLK	Clock B	Output	Frequency at 1/4 of clock input. Subcarrier frequency in NTSC color system.
MCLK	Clock M	Output	Internal timing clock. Indicates DRAM access by the M58992P for display when this signal is "L" in the text 1, text 2, graphic 1, graphic 2, graphic 3 or graphic 5 mode.
CLK	System clock	Input	14.31818MHz for display using NTSC system.
BLANK	Blanking output	Output	Indicates around the synchronizing pulse in horizontal or vertical blanking period of the M58992P.
LTPEN	Light pen strobe input	Input	Signal to latch internal address value.
RA ₃ ~ RA ₀	Character generator raster address outputs	Output	Least significant 4 bits of address for use of character generator to be used in text mode.
$\overline{\text{CDRD1}}$ $\overline{\text{CDRD2}}$	Code data read outputs	Output	Signal to control external circuit for input of display code pattern to the M58992P. CDRD1 is the timing for direct data input from DRAM to the M58992P, and CDRD2 is the timing for input from character generator.
CALT	Character code latch output	Output	Signal to cause external latching of character generator pointer output from DRAM.
$\overline{\text{HSYNC}}$	Horizontal synchronize output	Open drain output	Setting synchronizing signal input mode by command causes no generation of internal synchronizing signal but internal counter reset by external signal.
$\overline{\text{VSYNC}}$	Vertical synchronize output		

PIN DESCRIPTION (CONTINUED)

Pin	Name	Input/output	Functions																														
DB ₇ ~DB ₀	Data bus	Input/output	Data bus DB ₇ : MSB																														
\overline{WR}	Write input	Input	<table border="1"> <thead> <tr> <th>Function</th> <th>\overline{CS}</th> <th>IO/\overline{M}</th> <th>\overline{RD}</th> <th>\overline{WR}</th> </tr> </thead> <tbody> <tr> <td>No LSI selection</td> <td>1</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>DRAM Read</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>DRAM Write</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>The M58992P register read</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>The M58992P register write</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table> <p>The M58992P starts DRAM access or internal register read/write upon \overline{CS}.</p>	Function	\overline{CS}	IO/ \overline{M}	\overline{RD}	\overline{WR}	No LSI selection	1	—	—	—	DRAM Read	0	0	0	1	DRAM Write	0	0	1	0	The M58992P register read	0	1	0	1	The M58992P register write	0	1	1	0
Function	\overline{CS}	IO/ \overline{M}		\overline{RD}	\overline{WR}																												
No LSI selection	1	—		—	—																												
DRAM Read	0	0		0	1																												
DRAM Write	0	0		1	0																												
The M58992P register read	0	1	0	1																													
The M58992P register write	0	1	1	0																													
\overline{RD}	Read input	Input																															
\overline{CS}	Chip select input	Input																															
IO/ \overline{M}	IO/memory input	Input																															
INTR	Interrupt request output	Output	Interrupt request output generated for any of four reasons in the M58992P can be masked. The status register detects the type of interrupt. The INTR signal is reset upon status read.																														
RESET	Reset input	Input	The M58992P system reset signal to initialize various registers.																														
READY	Ready output	Output	Normally "H" signal. Goes to "L" upon selection of DRAM and returns to "H" upon completion of DRAM read/write. This signal provides synchronism with the microprocessor.																														
A ₁₅ ~A ₀	Address bus	Input	Address input on the microprocessor side. A ₁₅ is the MSB. A ₀ to A ₃ are used for register reading or writing.																														

CMOS CRT CONTROLLER

Table 1 The M58992P display mode list

Mode	Screen format (60Hz specification.)	Character or dot composition	Color designation	Programming method			VRAM capacity (in bytes) (60Hz specification)	Cursor and blinking	VRAM access from micro-processor	Screen format (50Hz specification)	VRAM capacity (in bytes) (50Hz specification)
				VRAM	CLRG1	CLRG2					
Text 1	40 characters X25 lines	8X8 dots	FG : 16 colors BG : 8 colors BD : 16 colors	16 bits/character (8 bits for character and 8 bits for color designation)	Border color designation, etc.	Unused	Unused	2000	Cursor allowed. Multiple blinking positions may be designated in character units.	40 characters X30 lines	2400
Text 2	40 characters X20 lines	8X10 dots									
Text 3	80 characters X25 lines	8X8 dots								80 characters X30 lines	4800
Text 4	80 characters X20 lines	8X10 dots									
Graphic 1	160H X100V	1 block : 2X2 dots	FG : 16 colors BD : 16 colors	4 bits/dot	Border color, etc.	MSB 4 bits, BG color	Unused	8000	Always Possible without flickering.	160H X120V	9600
Graphic 2	160H X200V	1 block : 2X1 dots								160H X240V	19200
Graphic 3	320H X200V	1 block : 1X1 dot	FG : Semi 16 colors BD : 16 colors	2 bits/dot	Border color, etc.	MSB 4 bits, BG color	Unused	16000	Same as text 3 and 4 modes	320H X240V	19200
Graphic 4	320H X200V	1 block : 1X1 dot	FG : 16 colors BD : 16 colors	4 bits/dot						MSB 4 bits, BG color	32000
Graphic 5	640H X200V	1 block : 1X1 dot	FG : One selected color BD : 16 colors	1 bits/dot	Border color, etc.	BG and FG color designation	Unused	16000	Same as text 1 and 2 modes	640H X240V	19200
Graphic 6	640H X200V	1 block : 1X1 dot	Same as graphic 3	2 bits/dot						Color pallet for FG	32000

FG=Foreground BG=Background BD=Border CLRG1~3=Color register