


128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst)
1.8V Supply Flash Memory

## **FEATURES SUMMARY**

- SUPPLY VOLTAGE
  - V<sub>DD</sub> = 1.7V to 2.0V for program, erase and read
  - V<sub>DDQ</sub> = 1.7V to 2.0V for I/O Buffers
  - V<sub>PP</sub> = 9V for fast program (12V tolerant)
- SYNCHRONOUS / ASYNCHRONOUS READ
  - Synchronous Burst Read mode: 54MHz
  - Asynchronous Page Read mode
  - Random Access: 85ns
- SYNCHRONOUS BURST READ SUSPEND
- PROGRAMMING TIME
  - 10µs typical Word program time using Buffer Enhanced Factory Program command
- MEMORY ORGANIZATION
  - Multiple Bank Memory Array: 8 Mbit Banks
  - Parameter Blocks (Top or Bottom location)
- DUAL OPERATIONS
  - program/erase in one Bank while read in others
  - No delay between read and write operations
- BLOCK LOCKING
  - All blocks locked at power-up
  - Any combination of blocks can be locked with zero latency
  - WP for Block Lock-Down
  - Absolute Write Protection with V<sub>PP</sub> = V<sub>SS</sub>
- SECURITY
  - 64 bit unique device number
  - 2112 bit user programmable OTP Cells
- COMMON FLASH INTERFACE (CFI)
- 100,000 PROGRAM/ERASE CYCLES per BLOCK

Figure 1. Package



### ■ ELECTRONIC SIGNATURE

- Manufacturer Code: 20h
- Top Device Code, M58LR128GT: 88C4h.
- Bottom Device Code, M58LR128GB: 88C5h.
- PACKAGE
  - Compliant with Lead-Free Soldering Processes
  - Lead-Free Versions

June 2005 1/84

## **TABLE OF CONTENTS**

FEATURES SUMMARY1
Figure 1. Package1
SUMMARY DESCRIPTION7
Figure 2. Logic Diagram       8         Table 1. Signal Names       8         Figure 3. VFBGA56 Package Connections (Top view through package)       9         Table 2. Bank Architecture       9         Figure 4. Memory Map       10
SIGNAL DESCRIPTIONS
Address Inputs (A0-A22).       11         Data Input/Output (DQ0-DQ15).       11         Chip Enable (E).       11         Output Enable (G).       11         Write Enable (W).       11         Write Protect (WP).       11         Reset (RP).       11         Latch Enable (L).       11         Clock (K).       11         Wait (WAIT).       11         V <sub>DDQ</sub> Supply Voltage       11         V <sub>PP</sub> Program Supply Voltage       11         V <sub>SSQ</sub> Ground.       12         V <sub>SSQ</sub> Ground.       12
BUS OPERATIONS13
Bus Read.       13         Bus Write.       13         Address Latch.       13         Output Disable.       13         Standby.       13         Reset.       13         Table 3. Bus Operations       13
COMMAND INTERFACE14
Table 4. Command Codes14Read Array Command14Read Status Register Command14Read Electronic Signature Command15Read CFI Query Command15Clear Status Register Command15

## M58LR128GT, M58LR128GB

	Block Erase Command	. 15
	Program Command	. 16
	Buffer Program Command	. 16
	Buffer Enhanced Factory Program Command	. 17
	Setup Phase	
	Program and Verify Phase	
	Exit Phase	
	Program/Erase Suspend Command	
	Program/Erase Resume Command	
	Protection Register Program Command	
	Set Configuration Register Command	
	Block Lock Command	
	Block Unlock Command	
	Block Lock-Down Command	
	Table 5. Standard Commands	
	Table 6. Factory Program Command	
	Table 7. Electronic Signature Codes	
	Figure 5. Protection Register Memory Map	
	Table 8. Protection Register Locks	
	Table 6. Trological Edoko	. 20
STA	TUS REGISTER	. 24
	Program/Erase Controller Status Bit (SR7)	24
	Erase Suspend Status Bit (SR6)	
	Erase Status Bit (SR5)	
	Program Status Bit (SR4)	
	V <sub>PP</sub> Status Bit (SR3)	
	Program Suspend Status Bit (SR2)	
	Block Protection Status Bit (SR1)	
	Bank Write/Multiple Word Program Status Bit (SR0)	
	Table 9. Status Register Bits	
	Table 6. Glades Register Bile 11.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1	0
CON	NFIGURATION REGISTER	. 27
	Read Select Bit (CR15)	27
	X-Latency Bits (CR13-CR11)	
	Table 10. X-Latency Settings	
	Wait Polarity Bit (CR10)	
	Data Output Configuration Bit (CR9)	
	Wait Configuration Bit (CR8)	
	Burst Type Bit (CR7)	
	Valid Clock Edge Bit (CR6)	
	Wrap Burst Bit (CR3)	
	Burst length Bits (CR2-CR0).	
	Table 11. Configuration Register	
	• •	
	Figure 6. X-Latency and Data Output Configuration Example	
	Figure 7. Wait Configuration Example	. 32
_	-	
	<i>!</i>	3/84

RE	AD MODES	33
	Asynchronous Read Mode	33
	Synchronous Burst Read Mode	33
	Synchronous Burst Read Suspend	
	Single Synchronous Read Mode	34
Dι	JAL OPERATIONS AND MULTIPLE BANK ARCHITECTURE	35
	Table 13. Dual Operations Allowed In Other Banks	35
	Table 14. Dual Operations Allowed In Same Bank	35
	Table 15. Dual Operation Limitations	36
BL	OCK LOCKING	37
	Reading a Block's Lock Status	37
	Locked State	
	Unlocked State	37
	Lock-Down State	37
	Locking Operations During Erase Suspend	37
	Table 16. Lock Status	38
PR	OGRAM AND ERASE TIMES AND ENDURANCE CYCLES	39
	Table 17. Program/Erase Times and Endurance Cycles	39
MA	AXIMUM RATING	40
	Table 18. Absolute Maximum Ratings	
D(	CAND AC PARAMETERS	41
טע		
	Table 19. Operating and AC Measurement Conditions	
	Figure 8. AC Measurement I/O Waveform	
	Table 20. Capacitance	
	Table 21. DC Characteristics - Currents	
	Table 22. DC Characteristics - Voltages	
	Figure 10.Asynchronous Random Access Read AC Waveforms	
	Figure 11.Asynchronous Page Read AC Waveforms	
	Table 23. Asynchronous Read AC Characteristics	
	Figure 12.Synchronous Burst Read AC Waveforms	47
	Figure 13.Single Synchronous Read AC Waveforms	
	Figure 14.Synchronous Burst Read Suspend AC Waveforms	
	Figure 15.Clock input AC Waveform	
	Table 24. Synchronous Read AC Characteristics	
	Figure 16.Write AC Waveforms, Write Enable Controlled	
	Table 25. Write AC Characteristics, Write Enable Controlled	
	Figure 17.Write AC Waveforms, Chip Enable Controlled	
	Table 26. Write AC Characteristics, Chip Enable Controlled	
	Figure 18.Reset and Power-up AC Waveforms	55

Table 27. Reset and Power-up AC Characteristics	55
PACKAGE MECHANICAL	56
Figure 19.VFBGA56 - 7.7 x 9mm, 8x7 ball array, 0.75mm pitch, Bottom View Package Outline	56
Table 28. VFBGA56 - 7.7 x 9mm - 8x7 ball array, 0.75mm pitch, Package Mechanical Data	56
PART NUMBERING	57
Table 29. Ordering Information Scheme	57
APPENDIX A.BLOCK ADDRESS TABLES	58
Table 30. M58LR128GT - Parameter Bank Block Addresses	59
Table 31. M58LR128GT - Main Bank Base Addresses	59
Table 32. M58LR128GT - Block Addresses in Main Banks	
Table 33. M58LR128GB - Parameter Bank Block Addresses	
Table 34. M58LR128GB - Main Bank Base Addresses.	
Table 35. M58LR128GB - Block Addresses in Main Banks	60
APPENDIX B.COMMON FLASH INTERFACE	61
Table 36. Query Structure Overview	61
Table 37. CFI Query Identification String	61
Table 38. CFI Query System Interface Information	62
Table 39. Device Geometry Definition	
Table 40. Primary Algorithm-Specific Extended Query Table	
Table 41. Protection Register Information	
Table 42. Burst Read Information	
Table 43. Bank and Erase Block Region Information	
Table 45. Bank and Erase Block Region 2 Information	
Table 40. Balik and Erase Block Region 2 information	00
APPENDIX C.FLOWCHARTS AND PSEUDO CODES	70
Figure 20.Program Flowchart and Pseudo Code	70
Figure 21.Buffer Program Flowchart and Pseudo Code	71
Figure 22.Program Suspend & Resume Flowchart and Pseudo Code	72
Figure 23.Block Erase Flowchart and Pseudo Code	
Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code	
Figure 25.Locking Operations Flowchart and Pseudo Code	
Figure 26.Protection Register Program Flowchart and Pseudo Code	
Figure 27.Buffer Enhanced Factory Program Flowchart and Pseudo Code	//
APPENDIX D.COMMAND INTERFACE STATE TABLES	78
Table 46. Command Interface States - Modify Table, Next State	78
Table 47. Command Interface States - Modify Table, Next Output	80
Table 48. Command Interface States - Lock Table, Next State	
Table 49. Command Interface States - Lock Table, Next Output	82
REVISION HISTORY	83
<b>57/</b>	5/84

## SUMMARY DESCRIPTION

The M58LR128GT/B is a 128 Mbit (8 Mbit x16) non-volatile Flash memory that may be erased electrically at block level and programmed in-system on a Word-by-Word basis using a 1.7V to 2.0V V<sub>DD</sub> supply for the circuitry and a 1.7V to 2.0V V<sub>DDQ</sub> supply for the Input/Output pins. An optional 9V V<sub>PP</sub> power supply is provided to speed up factory programming.

The device features an asymmetrical block architecture and is based on a multi-level cell technology. M58LR128GT/B has an array of 131 blocks, and is divided into 8 Mbit banks. There are 15 banks each containing 8 main blocks of 64 KWords, and one parameter bank containing 4 parameter blocks of 16 KWords and 7 main blocks of 64 KWords.

The Multiple Bank Architecture allows Dual Operations, while programming or erasing in one bank, read operations are possible in other banks. Only one bank at a time is allowed to be in program or erase mode. It is possible to perform burst reads that cross bank boundaries. The bank architecture is summarized in Table 2., and the memory maps are shown in Figure 4. The Parameter Blocks are located at the top of the memory address space for the M58LR128GT, and at the bottom for the M58LR128GB.

Each block can be erased separately. Erase can be suspended, in order to perform a program or read operation in any other block, and then resumed. Program can be suspended to read data at any memory location except for the one being programmed, and then resumed. Each block can be programmed and erased over 100,000 cycles using the supply voltage V<sub>DD</sub>. There is a Buffer Enhanced Factory programming command available to speed up programming.

Program and erase commands are written to the Command Interface of the memory. An internal Program/Erase Controller takes care of the timings necessary for program and erase operations. The end of a program or erase operation can be detected and any error conditions identified in the Status Register. The command set required to control the memory is consistent with JEDEC standards.

The device supports Synchronous Burst Read and Asynchronous Read from all blocks of the memory array; at power-up the device is configured for Asynchronous Read. In Synchronous Burst Read mode, data is output on each clock cycle at frequencies of up to 54MHz. The Synchronous Burst Read operation can be suspended and resumed.

The device features an Automatic Standby mode. When the bus is inactive during Asynchronous Read operations, the device automatically switches to the Automatic Standby mode. In this condition the power consumption is reduced to the standby value and the outputs are still driven.

The M58LR128GT/B features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency, enabling instant code and data protection. All blocks have three levels of protection. They can be locked and locked-down individually preventing any accidental programming or erasure. There is an additional hardware protection against program and erase. When  $V_{PP} \leq V_{PPLK}$  all blocks are protected against program or erase. All blocks are locked at powerup.


The device includes 17 Protection Registers and 2 Protection Register locks, one for the first Protection Register and the other for the 16 One-Time-Programmable (OTP) Protection Registers of 128 bits each. The first Protection Register is divided into two segments: a 64 bit segment containing a unique device number written by ST, and a 64 bit segment One-Time-Programmable (OTP) by the user. The user programmable segment can be permanently protected. Figure 5., shows the Protection Register Memory Map.

The M58LR128GT/B is offered in a VFBGA56, 7.7 x 9mm, 0.75mm pitch package.

In addition to the standard version, the packages are also available in Lead-free version, in compliance with JEDEC Std J-STD-020B, the ST ECO-PACK 7191395 Specification, and the RoHS (Restriction of Hazardous Substances) directive. All packages are compliant with Lead-free soldering processes.


The memory is supplied with all the bits erased (set to '1').

Figure 2. Logic Diagram



**Table 1. Signal Names** 

A0-A22	Address Inputs
DQ0-DQ15	Data Input/Outputs, Command Inputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
RP	Reset
WP	Write Protect
К	Clock
Ī	Latch Enable
WAIT	Wait
V <sub>DD</sub>	Supply Voltage
V <sub>DDQ</sub>	Supply Voltage for Input/Output Buffers
V <sub>PP</sub>	Optional Supply Voltage for Fast Program & Erase
V <sub>SS</sub>	Ground
V <sub>SSQ</sub>	Ground Input/Output Supply
NC	Not Connected Internally
DU	Do Not Use




**Table 2. Bank Architecture** 

Number	Bank Size	Parameter Blocks	Main Blocks
Parameter Bank	8 Mbits	4 blocks of 16 KWords	7 blocks of 64 KWords
Bank 1	8 Mbits	-	8 blocks of 64 KWords
Bank 2	8 Mbits	-	8 blocks of 64 KWords
Bank 3	8 Mbits	-	8 blocks of 64 KWords
Bank 14	8 Mbits	-	8 blocks of 64 KWords
Bank 15	8 Mbits	-	8 blocks of 64 KWords

AI09814

Figure 4. Memory Map



## SIGNAL DESCRIPTIONS

See Figure 2., Logic Diagram and Table 1., Signal Names, for a brief overview of the signals connected to this device.

Address Inputs (A0-A22). The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Program/Erase Controller.

**Data Input/Output (DQ0-DQ15).** The Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Bus Write operation.

**Chip Enable (E).** The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is at  $V_{IL}$  and Reset is at  $V_{IH}$  the device is in active mode. When Chip Enable is at  $V_{IH}$  the memory is deselected, the outputs are high impedance and the power consumption is reduced to the stand-by level.

Output Enable (G). The Output Enable input controls data outputs during the Bus Read operation of the memory.

Write Enable (W). The Write Enable input controls the Bus Write operation of the memory's Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

Write Protect (WP). Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is at  $V_{IL}$ , the Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at  $V_{IH}$ , the Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (refer to Table 16., Lock Status).

**Reset (RP).** The Reset input provides a hardware reset of the memory. When Reset is at  $V_{IL}$ , the memory is in reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current  $I_{DD2}$ . Refer to Table 21., DC Characteristics - Currents, for the value of  $I_{DD2}$ . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at  $V_{IH}$ , the device is in normal operation. Exiting reset mode the device enters asynchronous read mode, but a negative transi-

tion of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to V<sub>RPH</sub> (refer to Table 22., DC Characteristics - Voltages).

Latch Enable ( $\overline{L}$ ). Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is at  $V_{IL}$  and it is inhibited when Latch Enable is at  $V_{IH}$ . Latch Enable can be kept Low (also at board level) when the Latch Enable function is not required or supported.

**Clock (K).** The clock input synchronizes the memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at  $V_{\rm IL}$ . Clock is ignored during asynchronous read and in write operations.

**Wait (WAIT).** Wait is an output signal used during synchronous read to indicate whether the data on the output bus are valid. This output is high impedance when Chip Enable is at  $V_{IH}$ , Output Enable is at  $V_{IH}$ , or Reset is at  $V_{IL}$ . It can be configured to be active during the wait cycle or one data cycle in advance.

**V<sub>DD</sub> Supply Voltage.** V<sub>DD</sub> provides the power supply to the internal core of the memory device. It is the main power supply for all operations (Read, Program and Erase).

 $V_{DDQ}$  Supply Voltage.  $V_{DDQ}$  provides the power supply to the I/O pins and enables all Outputs to be powered independently of  $V_{DD}$ .  $V_{DDQ}$  can be tied to  $V_{DD}$  or can use a separate supply.

 $\mathbf{V_{PP}}$  Program Supply Voltage.  $V_{PP}$  is both a control input and a power supply pin. The two functions are selected by the voltage range applied to the pin.

If  $V_{PP}$  is kept in a low voltage range (0V to  $V_{DDQ}$ )  $V_{PP}$  is seen as a control input. In this case a voltage lower than  $V_{PPLK}$  gives an absolute protection against program or erase, while  $V_{PP}$  in the  $V_{PP1}$  range enables these functions (see Tables 21 and 22, DC Characteristics for the relevant values).  $V_{PP}$  is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect and program or erase operations continue.

If V<sub>PP</sub> is in the range of V<sub>PPH</sub> it acts as a power supply pin. In this condition V<sub>PP</sub> must be stable until the Program/Erase algorithm is completed.

 $V_{SS}$  Ground.  $V_{SS}$  ground is the reference for the core supply. It must be connected to the system ground.

 $V_{SSQ}$  Ground.  $V_{SSQ}$  ground is the reference for the input/output circuitry driven by  $V_{DDQ}.\ V_{SSQ}$  must be connected to  $V_{SS}$ 

Note: Each device in a system should have  $V_{DD},\,V_{DDQ}$  and  $V_{PP}$  decoupled with a  $0.1\mu F$  ce-

ramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 9., AC Measurement Load Circuit. The PCB track widths should be sufficient to carry the required  $V_{PP}$  program and erase currents.

## **BUS OPERATIONS**

There are six standard bus operations that control the device. These are Bus Read, Bus Write, Address Latch, Output Disable, Standby and Reset. See Table 3., Bus Operations, for a summary.

Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect Bus Write operations.

Bus Read. Bus Read operations are used to output the contents of the Memory Array, the Electronic Signature, the Status Register and the Common Flash Interface. Both Chip Enable and Output Enable must be at  $V_{IL}$  in order to perform a read operation. The Chip Enable input should be used to enable the device. Output Enable should be used to gate data onto the output. The data read depends on the previous command written to the memory (see Command Interface section). See Figures 10, 11, 12 and 13 Read AC Waveforms, and Tables 23 and 24 Read AC Characteristics, for details of when the output becomes valid.

**Bus Write.** Bus Write operations write Commands to the memory or latch Input Data to be programmed. A bus write operation is initiated when Chip Enable and Write Enable are at V<sub>IL</sub> with Output Enable at V<sub>IH</sub>. Commands, Input Data and Addresses are latched on the rising edge of Write Enable or Chip Enable, whichever occurs first. The addresses can also be latched prior to the write operation by toggling Latch Enable. In this case

the Latch Enable should be tied to  $V_{\text{IH}}$  during the bus write operation.

See Figures 16 and 17, Write AC Waveforms, and Tables 25 and 26, Write AC Characteristics, for details of the timing requirements.

**Address Latch.** Address latch operations input valid addresses. Both Chip enable and Latch Enable must be at  $V_{\rm IL}$  during address latch operations. The addresses are latched on the rising edge of Latch Enable.

**Output Disable.** The outputs are high impedance when the Output Enable is at V<sub>IH</sub>.

**Standby.** Standby disables most of the internal circuitry allowing a substantial reduction of the current consumption. The memory is in standby when Chip Enable and Reset are at  $V_{IH}$ . The power consumption is reduced to the standby level  $I_{DD3}$  and the outputs are set to high impedance, independently from the Output Enable or Write Enable inputs. If Chip Enable switches to  $V_{IH}$  during a program or erase operation, the device enters Standby mode when finished.

**Reset.** During Reset mode the memory is deselected and the outputs are high impedance. The memory is in Reset mode when Reset is at V<sub>IL</sub>. The power consumption is reduced to the Reset level, independently from the Chip Enable, Output Enable or Write Enable inputs. If Reset is pulled to V<sub>SS</sub> during a Program or Erase, this operation is aborted and the memory content is no longer valid.

**Table 3. Bus Operations** 

Operation	Ē	G	w	Ī	RP	WAIT <sup>(4)</sup>	DQ15-DQ0	
Bus Read	VIL	VIL	V <sub>IH</sub>	V <sub>IL</sub> <sup>(2)</sup>	V <sub>IH</sub>		Data Output	
Bus Write	VIL	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub> <sup>(2)</sup>	V <sub>IH</sub>		Data Input	
Address Latch	VIL	Х	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>		Data Output or Hi-Z (3)	
Output Disable	VIL	V <sub>IH</sub>	V <sub>IH</sub>	Х	V <sub>IH</sub>	Hi-Z	Hi-Z	
Standby	V <sub>IH</sub>	Х	Х	Х	V <sub>IH</sub>	Hi-Z	Hi-Z	
Reset	Х	Х	Х	Х	V <sub>IL</sub>	Hi-Z	Hi-Z	

Note: 1. X = Don't care.

- 2.  $\overline{L}$  can be tied to  $V_{IH}$  if the valid address has been previously latched.
- 3. Depends on G.
- 4. WAIT signal polarity is configured using the Set Configuration Register command.

## COMMAND INTERFACE

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. An internal Program/Erase Controller handles all timings and verifies the correct execution of the program and erase commands. The Program/Erase Controller provides a Status Register whose output may be read at any time to monitor the progress or the result of the operation.

The Command Interface is reset to read mode when power is first applied, when exiting from Reset or whenever V<sub>DD</sub> is lower than V<sub>LKO</sub>. Command sequences must be followed exactly. Any invalid combination of commands will be ignored.

Refer to Table 4., Command Codes, Table 5., Standard Commands, Table 6., Factory Program Command, and APPENDIX D., COMMAND INTERFACE STATE TABLES, for a summary of the Command Interface.

**Table 4. Command Codes** 

Hex Code	Command
01h	Block Lock Confirm
03h	Set Configuration Register Confirm
10h	Alternative Program Setup
20h	Block Erase Setup
2Fh	Block Lock-Down Confirm
40h	Program Setup
50h	Clear Status Register
60h	Block Lock Setup, Block Unlock Setup, Block Lock Down Setup and Set Configuration Register Setup
70h	Read Status Register
80h	Buffer Enhanced Factory Program
90h	Read Electronic Signature
98h	Read CFI Query
B0h	Program/Erase Suspend
C0h	Protection Register Program
D0h	Program/Erase Resume, Block Erase Confirm, Block Unlock Confirm or Buffer Program Confirm
E8h	Buffer Program
FFh	Read Array

## **Read Array Command**

The Read Array command returns the addressed bank to Read Array mode.

One Bus Write cycle is required to issue the Read Array command. Once a bank is in Read Array mode, subsequent read operations will output the data from the memory array.

A Read Array command can be issued to any banks while programming or erasing in another bank

If the Read Array command is issued to a bank currently executing a program or erase operation, the bank will return to Read Array mode but the program or erase operation will continue, however the data output from the bank is not guaranteed until the program or erase operation has finished. The read modes of other banks are not affected.

## **Read Status Register Command**

The device contains a Status Register that is used to monitor program or erase operations.

The Read Status Register command is used to read the contents of the Status Register for the addressed bank.

One Bus Write cycle is required to issue the Read Status Register command. Once a bank is in Read Status Register mode, subsequent read operations will output the contents of the Status Register.

The Status Register data is latched on the falling edge of the Chip Enable or Output Enable signals. Either Chip Enable or Output Enable must be toggled to update the Status Register data

The Read Status Register command can be issued at any time, even during program or erase operations. The Read Status Register command will only change the read mode of the addressed bank. The read modes of other banks are not affected. Only Asynchronous Read and Single Synchronous Read operations should be used to read the Status Register. A Read Array command is required to return the bank to Read Array mode.

See Table 9. for the description of the Status Register Bits.

## **Read Electronic Signature Command**

The Read Electronic Signature command is used to read the Manufacturer and Device Codes, the Lock Status of the addressed bank, the Protection Register, and the Configuration Register.

One Bus Write cycle is required to issue the Read Electronic Signature command. Once a bank is in Read Electronic Signature mode, subsequent read operations in the same bank will output the Manufacturer Code, the Device Code, the Lock Status of the addressed bank, the Protection Register, or the Configuration Register (see Table 7.).

The Read Electronic Signature command can be issued at any time, even during program or erase operations, except during Protection Register Program operations. Dual operations between the Parameter bank and the Electronic Signature locations are not allowed (see Table 15., Dual Operation Limitations for details).

If a Read Electronic Signature command is issued to a bank that is executing a program or erase operation the bank will go into Read Electronic Signature mode. Subsequent Bus Read cycles will output the Electronic Signature data and the Program/Erase controller will continue to program or erase in the background.

The Read Electronic Signature command will only change the read mode of the addressed bank. The read modes of other banks are not affected. Only Asynchronous Read and Single Synchronous Read operations should be used to read the Electronic Signature. A Read Array command is required to return the bank to Read Array mode.

## **Read CFI Query Command**

The Read CFI Query command is used to read data from the Common Flash Interface (CFI).

One Bus Write cycle is required to issue the Read CFI Query command. Once a bank is in Read CFI Query mode, subsequent Bus Read operations in the same bank will output the contents of the Common Flash Interface.

The Read CFI Query command can be issued at any time, even during program or erase operations.

If a Read CFI Query command is issued to a bank that is executing a program or erase operation the bank will go into Read CFI Query mode. Subsequent Bus Read cycles will output the CFI data and the Program/Erase controller will continue to program or erase in the background.

The Read CFI Query command will only change the read mode of the addressed bank. The read modes of other banks are not affected. Only Asynchronous Read and Single Synchronous Read operations should be used to read from the CFI. A Read Array command is required to return the bank to Read Array mode.

Dual operations between the Parameter Bank and the CFI memory space are not allowed (see Table 15., Dual Operation Limitations for details).

See APPENDIX B., COMMON FLASH INTER-FACE, Tables 36, 37, 38, 39, 40, 42, 43, 44 and 45 for details on the information contained in the Common Flash Interface memory area.

## **Clear Status Register Command**

The Clear Status Register command can be used to reset (set to '0') all error bits (SR1, 3, 4 and 5) in the Status Register.

One Bus Write cycle is required to issue the Clear Status Register command. The Clear Status Register command does not affect the read mode of the bank.

The error bits in the Status Register do not automatically return to '0' when a new command is issued. The error bits in the Status Register should be cleared before attempting a new program or erase command.

### **Block Erase Command**

The Block Erase command is used to erase a block. It sets all the bits within the selected block to '1'. All previous data in the block is lost.

If the block is protected then the erase operation will abort, the data in the block will not be changed and the Status Register will output the error.

Two Bus Write cycles are required to issue the command.

- The first bus cycle sets up the Block Erase command.
- The second latches the block address and starts the Program/Erase Controller.

If the second bus cycle is not the Block Erase Confirm code, Status Register bits SR4 and SR5 are set and the command is aborted.

Once the command is issued the bank enters Read Status Register mode and any read operation within the addressed bank will output the contents of the Status Register. A Read Array command is required to return the bank to Read Array mode.

During Block Erase operations the bank containing the block being erased will only accept the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/ Erase Suspend command, all other commands will be ignored.

The Block Erase operation aborts if Reset,  $\overline{RP}$ , goes to  $V_{IL}$ . As data integrity cannot be guaran-

teed when the Block Erase operation is aborted, the block must be erased again.

Refer to Dual Operations section for detailed information about simultaneous operations allowed in banks not being erased.

Typical Erase times are given in Table 17., Program/Erase Times and Endurance Cycles.

See APPENDIX C., Figure 23., Block Erase Flow-chart and Pseudo Code, for a suggested flowchart for using the Block Erase command.

## **Program Command**

The program command is used to program a single Word to the memory array.

If the block is protected then the Program operation will abort, the data in the block will not be changed and the Status Register will output the error

Two Bus Write cycles are required to issue the Program Command.

- The first bus cycle sets up the Program command.
- The second latches the address and data to be programmed and starts the Program/Erase Controller

Once the programming has started, read operations in the bank being programmed output the Status Register content.

During a Program operation, the bank containing the Word being programmed will only accept the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/ Erase Suspend command, all other commands will be ignored. A Read Array command is required to return the bank to Read Array mode.

Refer to Dual Operations section for detailed information about simultaneous operations allowed in banks not being programmed.

Typical Program times are given in Table 17., Program/Erase Times and Endurance Cycles.

The Program operation aborts if Reset, RP, goes to  $V_{\text{IL}}$ . As data integrity cannot be guaranteed when the Program operation is aborted, the Word must be reprogrammed.

See APPENDIX C., Figure 20., Program Flow-chart and Pseudo Code, for the flowchart for using the Program command.

## **Buffer Program Command**

The Buffer Program Command makes use of the device's 32-Word Write Buffer to speed up programming. Up to 32 Words can be loaded into the

Write Buffer. The Buffer Program command dramatically reduces in-system programming time compared to the standard non-buffered Program command.

If the block is protected then the Buffer Program operation will abort, the data in the block will not be changed and the Status Register will output the error.

Four successive steps are required to issue the Buffer Program command.

 The first Bus Write cycle sets up the Buffer Program command. The setup code can be addressed to any location within the targeted block.

After the first Bus Write cycle, read operations in the bank will output the contents of the Status Register. Status Register bit SR7 should be read to check that the buffer is available (SR7 = 1). If the buffer is not available (SR7 = 0), re-issue the Buffer Program command to update the Status Register contents.

- The second Bus Write cycle sets up the number of Words to be programmed. Value n is written to the same block address, where n+1 is the number of Words to be programmed.
- 3. Use n+1 Bus Write cycles to load the address and data for each Word into the Write Buffer. Addresses must lie within the range from the start address to the start address + n. Optimum performance is obtained when the start address corresponds to a 32 Word boundary. If the start address is not aligned to a 32 word boundary, the total programming time is doubled
- The final Bus Write cycle confirms the Buffer Program command and starts the program operation.

All the addresses used in the Buffer Program operation must lie within the same block.

Invalid address combinations or failing to follow the correct sequence of Bus Write cycles will set an error in the Status Register and abort the operation without affecting the data in the memory array.

If the Status Register bits SR4 and SR5 are set to '1', the Buffer Program Command is not accepted. Clear the Status Register before re-issuing the command

If the block being programmed is protected an error will be set in the Status Register and the operation will abort without affecting the data in the memory array.

During Buffer Program operations the bank being programmed will only accept the Read Array, Read Status Register, Read Electronic Signature,

Read CFI Query and the Program/Erase Suspend command, all other commands will be ignored.

Refer to Dual Operations section for detailed information about simultaneous operations allowed in banks not being programmed.

See APPENDIX C., Figure 21., Buffer Program Flowchart and Pseudo Code, for a suggested flowchart on using the Buffer Program command.

## **Buffer Enhanced Factory Program Command**

The Buffer Enhanced Factory Program command has been specially developed to speed up programming in manufacturing environments where the programming time is critical.

It is used to program one or more Write Buffer(s) of 32 Words to a block. Once the device enters Buffer Enhanced Factory Program mode, the Write Buffer can be reloaded any number of times as long as the address remains within the same block. Only one block can be programmed at a time.

The use of the Buffer Enhanced Factory Program command requires certain operating conditions:

- V<sub>PP</sub> must be set to V<sub>PPH</sub>
- V<sub>DD</sub> must be within operating range
- Ambient temperature T<sub>A</sub> must be 30°C ± 10°C
- The targeted block must be unlocked
- The start address must be aligned with the start of a 32 Word buffer boundary
- The address must remain the Start Address throughout programming.

Dual operations are not supported during the Buffer Enhanced Factory Program operation and the command cannot be suspended.

If the block is protected then the Buffer Enhanced Factory Program operation will abort, the data in the block will not be changed and the Status Register will output the error.

The Buffer Enhanced Factory Program Command consists of three phases: the Setup Phase, the Program and Verify Phase, and the Exit Phase, Please refer to Table 6., Factory Program Command for detail information.

**Setup Phase.** The Buffer Enhanced Factory Program command requires two Bus Write cycles to initiate the command.

- The first Bus Write cycle sets up the Buffer Enhanced Factory Program command.
- The second Bus Write cycle confirms the command.

After the confirm command is issued, read operations output the contents of the Status Register.

The read Status Register command must not be issued as it will be interpreted as data to program.

The Status Register P/E.C. Bit SR7 should be read to check that the P/E.C. is ready to proceed to the next phase.

If an error is detected, SR4 goes high (set to '1') and the Buffer Enhanced Factory Program operation is terminated. See Status Register section for details on the error.

**Program and Verify Phase.** The Program and Verify Phase requires 32 cycles to program the 32 Words to the Write Buffer. The data is stored sequentially, starting at the first address of the Write Buffer, until the Write Buffer is full (32 Words). To program less than 32 Words, the remaining Words should be programmed with FFFFh.

Three successive steps are required to issue and execute the Program and Verify Phase of the command.

- Use one Bus Write operation to latch the Start Address and the first Word to be programmed. The Status Register Bank Write Status bit SR0 should be read to check that the P/E.C. is ready for the next Word.
- 2. Each subsequent Word to be programmed is latched with a new Bus Write operation. The address must remain the Start Address as the P/E.C. increments the address location. If any address that is not in the same block as the Start Address is given, the Program and Verify Phase terminates. Status Register bit SR0 should be read between each Bus Write cycle to check that the P/E.C. is ready for the next Word.
- Once the Write Buffer is full, the data is programmed sequentially to the memory array.
   After the program operation the device automatically verifies the data and reprograms if necessary.

The Program and Verify phase can be repeated, without re-issuing the command, to program additional 32 Word locations as long as the address remains in the same block.

 Finally, after all Words, or the entire block have been programmed, write one Bus Write operation to any address outside the block containing the Start Address, to terminate Program and Verify Phase.

Status Register bit SR0 must be checked to determine whether the program operation is finished. The Status Register may be checked for errors at any time but it must be checked after the entire block has been programmed.

**Exit Phase.** Status Register P/E.C. bit SR7 set to '1' indicates that the device has exited the Buffer

Enhanced Factory Program operation and returned to Read Status Register mode. A full Status Register check should be done to ensure that the block has been successfully programmed. See the section on the Status Register for more details.

For optimum performance the Buffer Enhanced Factory Program command should be limited to a maximum of 100 program/erase cycles per block. If this limit is exceeded the internal algorithm will continue to work properly but some degradation in performance is possible. Typical program times are given in Table 17.

See APPENDIX C., Figure 27., Buffer Enhanced Factory Program Flowchart and Pseudo Code, for a suggested flowchart on using the Buffer Enhanced Factory Program command.

## **Program/Erase Suspend Command**

The Program/Erase Suspend command is used to pause a Program or Block Erase operation. The command can be addressed to any bank.

The Program/Erase Resume command is required to restart the suspended operation.

One bus write cycle is required to issue the Program/Erase Suspend command. Once the Program/Erase Controller has paused bits SR7, SR6 and/ or SR2 of the Status Register will be set to '1'.

The following commands are accepted during Program/Erase Suspend:

- Program/Erase Resume
- Read Array (data from erase-suspended block or program-suspended Word is not valid)
- Read Status Register
- Read Electronic Signature
- Read CFI Query.

Additionally, if the suspended operation was a Block Erase then the following commands are also accepted:

- Clear Status Register
- Program (except in erase-suspended block)
- Buffer Program (except in erase suspended blocks)
- Block Lock
- Block Lock-Down
- Block Unlock.

During an erase suspend the block being erased can be protected by issuing the Block Lock or Block Lock-Down commands. When the Program/ Erase Resume command is issued the operation will complete.

It is possible to accumulate multiple suspend operations. For example: suspend an erase operation, start a program operation, suspend the program operation, then read the array.

If a Program command is issued during a Block Erase Suspend, the erase operation cannot be resumed until the program operation has completed.

The Program/Erase Suspend command does not change the read mode of the banks. If the suspended bank was in Read Status Register, Read Electronic signature or Read CFI Query mode the bank remains in that mode and outputs the corresponding data.

Refer to Dual Operations section for detailed information about simultaneous operations allowed during Program/Erase Suspend.

During a Program/Erase Suspend, the device can be placed in standby mode by taking Chip Enable to  $V_{IH}$ . Program/erase is aborted if Reset,  $\overline{RP}$ , goes to  $V_{IL}$ .

See APPENDIX C., Figure 22., Program Suspend & Resume Flowchart and Pseudo Code, and Figure 24., Erase Suspend & Resume Flowchart and Pseudo Code, for flowcharts for using the Program/Erase Suspend command.

### **Program/Erase Resume Command**

The Program/Erase Resume command is used to restart the program or erase operation suspended by the Program/Erase Suspend command. One Bus Write cycle is required to issue the command. The command can be issued to any address.

The Program/Erase Resume command does not change the read mode of the banks. If the suspended bank was in Read Status Register, Read Electronic signature or Read CFI Query mode the bank remains in that mode and outputs the corresponding data.

If a Program command is issued during a Block Erase Suspend, then the erase cannot be resumed until the program operation has completed.

See APPENDIX C., Figure 22., Program Suspend & Resume Flowchart and Pseudo Code, and Figure 24., Erase Suspend & Resume Flowchart and Pseudo Code, for flowcharts for using the Program/Erase Resume command.

## **Protection Register Program Command**

The Protection Register Program command is used to program the user One-Time-Programmable (OTP) segments of the Protection Register and the two Protection Register Locks.

The device features 16 OTP segments of 128 bits and one OTP segment of 64 bits, as shown in Figure 5., Protection Register Memory Map.

47/

The segments are programmed one Word at a time. When shipped all bits in the segment are set to '1'. The user can only program the bits to '0'.

Two Bus Write cycles are required to issue the Protection Register Program command.

- The first bus cycle sets up the Protection Register Program command.
- The second latches the address and data to be programmed to the Protection Register and starts the Program/Erase Controller.

Read operations to the bank being programmed output the Status Register content after the program operation has started.

Attempting to program a previously protected Protection Register will result in a Status Register error.

The Protection Register Program cannot be suspended. Dual operations between the Parameter Bank and the Protection Register memory space are not allowed (see Table 15., Dual Operation Limitations for details).

The two Protection Register Locks are used to protect the OTP segments from further modification. The protection of the OTP segments is not reversible. Refer to Figure 5., Protection Register Memory Map, and Figure 5., Protection Register Memory Map, for details on the Lock bits.

See APPENDIX C., Figure 26., Protection Register Program Flowchart and Pseudo Code, for a flowchart for using the Protection Register Program command.

## **Set Configuration Register Command**

The Set Configuration Register command is used to write a new value to the Configuration Register. Two Bus Write cycles are required to issue the Set Configuration Register command.

- The first cycle sets up the Set Configuration Register command and the address corresponding to the Configuration Register content.
- The second cycle writes the Configuration Register data and the confirm command.

The Configuration Register data must be written as an address during the bus write cycles, that is A0 = CR0, A1 = CR1, ..., A15 = CR15. Addresses A16- A22 are ignored.

Read operations output the array content after the Set Configuration Register command is issued.

The Read Electronic Signature command is required to read the updated contents of the Configuration Register.

#### **Block Lock Command**

The Block Lock command is used to lock a block and prevent program or erase operations from changing the data in it. All blocks are locked after power-up or reset.

Two Bus Write cycles are required to issue the Block Lock command.

- The first bus cycle sets up the Block Lock command.
- The second Bus Write cycle latches the block address and locks the block.

The lock status can be monitored for each block using the Read Electronic Signature command. Table 16. shows the Lock Status after issuing a Block Lock command.

Once set, the Block Lock bits remain set even after a hardware reset or power-down/power-up. They are cleared by a Block Unlock command.

Refer to the section, Block Locking, for a detailed explanation. See APPENDIX C., Figure 25., Locking Operations Flowchart and Pseudo Code, for a flowchart for using the Lock command.

#### **Block Unlock Command**

The Block Unlock command is used to unlock a block, allowing the block to be programmed or erased.

Two Bus Write cycles are required to issue the Block Unlock command.

- The first bus cycle sets up the Block Unlock command.
- The second Bus Write cycle latches the block address and unlocks the block.

The lock status can be monitored for each block using the Read Electronic Signature command. Table 16. shows the protection status after issuing a Block Unlock command.

Refer to the section, Block Locking, for a detailed explanation and APPENDIX C., Figure 25., Locking Operations Flowchart and Pseudo Code, for a flowchart for using the Block Unlock command.

### **Block Lock-Down Command**

The Block Lock-Down command is used to lock-down a locked or unlocked block.

A locked-down block cannot be programmed or erased. The lock status of <u>a</u> locked-down block <u>can</u>not be changed when WP is low,  $V_{IL}$ . When WP is high,  $V_{IH}$ , the lock-down function is disabled and the locked blocks can be individually unlocked by the Block Unlock command.

Two Bus Write cycles are required to issue the Block Lock-Down command.

- The first bus cycle sets up the Block Lock-Down command.
- The second Bus Write cycle latches the block address and locks-down the block.

The lock status can be monitored for each block using the Read Electronic Signature command.

Locked-Down blocks revert to the locked (and not locked-down) state when the device is reset on

power-down. Table 16. shows the Lock Status after issuing a Block Lock-Down command.

Refer to the section, BLOCK LOCKING, for a detailed explanation and APPENDIX C., Figure 25., Locking Operations Flowchart and Pseudo Code, for a flowchart for using the Lock-Down command.

**Table 5. Standard Commands** 

	S	Bus Operations						
Commands	Cycles		1st Cycle		2nd Cycle			
	S	Op.	Add	Data	Op.	Add	Data	
Read Array	1+	Write	BKA	FFh	Read	WA	RD	
Read Status Register	1+	Write	BKA	70h	Read	BKA <sup>(2)</sup>	SRD	
Read Electronic Signature	1+	Write	BKA	90h	Read	BKA <sup>(2)</sup>	ESD	
Read CFI Query	1+	Write	BKA	98h	Read	BKA <sup>(2)</sup>	QD	
Clear Status Register	1	Write	BKA	50h				
Block Erase	2	Write	BKA or BA <sup>(3)</sup>	20h	Write	ВА	D0h	
Program	2	Write	BKA or WA <sup>(3)</sup>	40h or 10h	Write	WA	PD	
		Write	BA	E8h	Write	BA	n	
Buffer Program	n+4	Write	PA <sub>1</sub>	PD <sub>1</sub>	Write	PA <sub>2</sub>	PD <sub>2</sub>	
		Write	PA <sub>n+1</sub>	PD <sub>n+1</sub>	Write	Х	D0h	
Program/Erase Suspend	1	Write	Х	B0h				
Program/Erase Resume	1	Write	Х	D0h				
Protection Register Program	2	Write	PRA	C0h	Write	PRA	PRD	
Set Configuration Register	2	Write	CRD	60h	Write	CRD	03h	
Block Lock	2	Write	BKA or BA <sup>(3)</sup>	60h	Write	ВА	01h	
Block Unlock	2	Write	BKA or BA <sup>(3)</sup>	60h	Write	ВА	D0h	
Block Lock-Down	2	Write	BKA or BA <sup>(3)</sup>	60h	Write	ВА	2Fh	

Note: 1. X = Don't Care, WA = Word Address in targeted bank, RD = Read Data, SRD = Status Register Data, ESD = Electronic Signature Data, QD = Query Data, BA = Block Address, BKA = Bank Address, PD = Program Data, PRA = Protection Register Address, PRD = Protection Register Data, CRD = Configuration Register Data.

<sup>2.</sup> Must be same bank as in the first cycle. The signature addresses are listed in Table 7.

<sup>3.</sup> Any address within the bank can be used.

<sup>4.</sup> n+1 is the number of Words to be programmed.

**Table 6. Factory Program Command** 

		S		Bus Write Operations											
Command	Phase $\frac{\theta}{Q}$		Phase CX		19	st	2n	d	3	rd		Fina	ıl -1	Fir	al
		5	Add	Data	Add	Data	Add	Data	Δ	۸dd	Data	Add	Data		
Buffer	Setup	2	BKA or WA <sup>(4)</sup>	80h	WA <sub>1</sub>	D0h									
Enhanced Factory Program	Program/ Verify <sup>(3))</sup>	≥32	WA <sub>1</sub>	PD <sub>1</sub>	WA <sub>1</sub>	PD <sub>2</sub>	WA <sub>1</sub>	PD <sub>3</sub>	٧	VA <sub>1</sub>	PD <sub>31</sub>	WA <sub>1</sub>	PD <sub>32</sub>		
	Exit	1	NOT BA <sub>1</sub> <sup>(2)</sup>	Х											

- Note: 1. WA = Word Address in targeted bank, BKA= Bank Address, PD = Program Data, BA = Block Address, X = Don't Care.

  2. WA<sub>1</sub> is the Start Address, NOT BA<sub>1</sub> = Not Block Address of WA<sub>1</sub>.

  3. The Program/Verify phase can be executed any number of times as long as the data is to be programmed to the same block.


  - 4. Any address within the bank can be used.

**Table 7. Electronic Signature Codes** 

	Code	Address (h)	Data (h)
Manufacturer Code	Bank Address + 00	0020	
Device Code	Top Bottom	Bank Address + 01	88C4 88C5
	Locked		0001
Block Protection	Unlocked	Block Address + 02	0000
BIOCK FTOLECTION	Locked and Locked-Down	Block Addless + 02	0003
	Unlocked and Locked-Down		0002
Configuration Register		Bank Address + 05	CR
Protection Register PR0	ST Factory Default	Bank Address + 80	0002
Lock	OTP Area Permanently Locked	Dalik Addless + 60	0000
Protection Register PR0		Bank Address + 81 Bank Address + 84	Unique Device Number
Frotection Register FRo		Bank Address + 85 Bank Address + 88	OTP Area
Protection Register PR1 th	rough PR16 Lock	Bank Address + 89	PRLD
Protection Registers PR1-F	PR16	Bank Address + 8A Bank Address + 109	OTP Area

Note: CR = Configuration Register, PRLD = Protection Register Lock Data.

Figure 5. Protection Register Memory Map



**Table 8. Protection Register Locks** 

	Lock		Description
Number	Address	Bits	Description
		Bit 0	preprogrammed to protect Unique Device Number, address 81h to 84h in PR0
Lock 1	80h	Bit 1	protects 64bits of OTP segment, address 85h to 88h in PR0
		Bits 2 to 15	reserved
		Bit 0	protects 128bits of OTP segment PR1
	ck 2 89h	Bit 1	protects 128bits of OTP segment PR2
		Bit 2	protects 128bits of OTP segment PR3
Lock 2			I
		Bit 13	protects 128bits of OTP segment PR14
		Bit 14	protects 128bits of OTP segment PR15
		Bit 15	protects 128bits of OTP segment PR16

## STATUS REGISTER

The Status Register provides information on the current or previous program or erase operations. Issue a Read Status Register command to read the contents of the Status Register, refer to Read Status Register Command section for more details. To output the contents, the Status Register is latched and updated on the falling edge of the Chip Enable or Output Enable signals and can be read until Chip Enable or Output Enable returns to VIH. The Status Register can only be read using single Asynchronous or Single Synchronous reads. Bus Read operations from any address within the bank, always read the Status Register during program and erase operations.

The various bits convey information about the status and any errors of the operation. Bits SR7, SR6, SR2 and SR0 give information on the status of the device and are set and reset by the device. Bits SR5, SR4, SR3 and SR1 give information on errors, they are set by the device but must be reset by issuing a Clear Status Register command or a hardware reset. If an error bit is set to '1' the Status Register should be reset before issuing another command.

The bits in the Status Register are summarized in Table 9., Status Register Bits. Refer to Table 9. in conjunction with the following text descriptions.

**Program/Erase Controller Status Bit (SR7).** The Program/Erase Controller Status bit indicates whether the Program/Erase Controller is active or inactive in any bank.

When the Program/Erase Controller Status bit is Low (set to '0'), the Program/Erase Controller is active; when the bit is High (set to '1'), the Program/Erase Controller is inactive, and the device is ready to process a new command.

The Program/Erase Controller Status bit is Low immediately after a Program/Erase Suspend command is issued until the Program/Erase Controller pauses. After the Program/Erase Controller pauses the bit is High.

Erase Suspend Status Bit (SR6). The Erase Suspend Status bit indicates that an erase operation has been suspended in the addressed block. When the Erase Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

The Erase Suspend Status bit should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). SR6 is set within the Erase Suspend Latency time of the Program/Erase Suspend command being issued therefore the memory may still com-

plete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Erase Suspend Status bit returns Low.

Erase Status Bit (SR5). The Erase Status bit is used to identify if there was an error during a block or bank erase operation. When the Erase Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the block or bank and still failed to verify that it has erased correctly.

The Erase Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

Once set High, the Erase Status bit must be set Low by a Clear Status Register command or a hardware reset before a new erase command is issued, otherwise the new command will appear to fail.

**Program Status Bit (SR4).** The Program Status bit is used to identify if there was an error during a program operation.

The Program Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

When the Program Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the Word and still failed to verify that it has programmed correctly.

Attempting to program a '1' to an already programmed bit while  $V_{PP} = V_{PPH}$  will also set the Program Status bit High. If  $V_{PP}$  is different from  $V_{PPH}$ , SR4 remains Low (set to '0') and the attempt is not shown.

Once set High, the Program Status bit must be set Low by a Clear Status Register command or a hardware reset before a new program command is issued, otherwise the new command will appear to fail.

**VPP Status Bit (SR3).** The VPP Status bit is used to identify an invalid voltage on the VPP pin during program and erase operations. The VPP pin is only sampled at the beginning of a program or erase operation. Program and erase operations are not guaranteed if VPP becomes invalid during an operation.

When the  $V_{PP}$  Status bit is Low (set to '0'), the voltage on the  $V_{PP}$  pin was sampled at a valid voltage. when the  $V_{PP}$  Status bit is High (set to '1'), the  $V_{PP}$  pin has a voltage that is below the  $V_{PP}$  Lockout Voltage,  $V_{PPLK}$ , the memory is protected and program and erase operations cannot be performed.

Once set High, the V<sub>PP</sub> Status bit must be set Low by a Clear Status Register command or a hardware reset before a new program or erase command is issued, otherwise the new command will appear to fail.

Program Suspend Status Bit (SR2). The Program Suspend Status bit indicates that a program operation has been suspended in the addressed block. The Program Suspend Status bit should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

When the Program Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

SR2 is set within the Program Suspend Latency time of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Program Suspend Status bit returns Low.

**Block Protection Status Bit (SR1).** The Block Protection Status bit is used to identify if a Program or Block Erase operation has tried to modify the contents of a locked block.

When the Block Protection Status bit is High (set to '1'), a program or erase operation has been attempted on a locked block.

Once set High, the Block Protection Status bit must be set Low by a Clear Status Register command or a hardware reset before a new program or erase command is issued, otherwise the new command will appear to fail.

Bank Write/Multiple Word Program Status Bit (SR0). The Bank Write Status bit indicates whether the addressed bank is programming or erasing. In Buffer Enhanced Factory Program mode the Multiple Word Program bit shows if the device is ready to accept a new Word to be programmed to the memory array.

The Bank Write Status bit should only be considered valid when the Program/Erase Controller Status SR7 is Low (set to '0').

When both the Program/Erase Controller Status bit and the Bank Write Status bit are Low (set to '0'), the addressed bank is executing a program or erase operation. When the Program/Erase Controller Status bit is Low (set to '0') and the Bank Write Status bit is High (set to '1'), a program or erase operation is being executed in a bank other than the one being addressed.

In Buffer Enhanced Factory Program mode if Multiple Word Program Status bit is Low (set to '0'), the device is ready for the next Word, if the Multiple Word Program Status bit is High (set to '1') the device is not ready for the next Word.

For further details on how to use the Status Register, see the Flowcharts and Pseudocodes provided in APPENDIX C.

**Table 9. Status Register Bits** 

Bit	Name	Туре	Logic Level	Definition				
SR7	P/E.C. Status	Status	'1'	Ready				
JK1	SKI FIE.C. Status		'0'	Busy				
SR6	Eroca Suspand Status	Status	'1'	Erase Sus	Erase Suspended			
SKO	Erase Suspend Status	Status	'0'	Erase In progress or Completed				
SR5	Erase Status	Error	'1'	Erase Error				
SKO	Erase Status	EIIOI	'0'	Erase Success				
SR4	Drawn Status	F====	'1'	Program Error				
SK4	Program Status	Error	'0'	Program Success				
000	V Olates	_	'1'	V <sub>PP</sub> Invalid	d, Abort			
SR3	V <sub>PP</sub> Status	Error	'0'	V <sub>PP</sub> OK				
000	Program Suspend Status	Status	'1'	Program Suspended				
SR2			'0'	Program In Progress or Completed				
004		_	'1'	Program/Erase on protected Block, Abort				
SR1	Block Protection Status	Error	'0'	No operati	on to protected blocks			
	Bank Write Status	Status		SR7 = '1'	Not Allowed			
			'1'	SR7 = '0'	Program or erase operation in a bank other than the addressed bank			
				SR7 = '1'	No Program or erase operation in the device			
SR0			'0'	SR7 = '0'	Program or erase operation in addressed bank			
			141	SR7 = '1'	Not Allowed			
	Multiple Word Program Status (Enhanced Factory Program mode)	Status -	'1'	SR7 = '0'	the device is NOT ready for the next Word			
			'0'	SR7 = '1'	the device is exiting from BEFP			
				SR7 = '0'	the device is ready for the next Word			

Note: Logic level '1' is High, '0' is Low.

## **CONFIGURATION REGISTER**

The Configuration Register is used to configure the type of bus access that the memory will perform. Refer to Read Modes section for details on read operations.

The Configuration Register is set through the Command Interface using the Set Configuration Register command. After a reset or power-up the device is configured for asynchronous read (CR15 = 1). The Configuration Register bits are described in Table 11. They specify the selection of the burst length, burst type, burst X latency and the read operation. Refer to Figures 6 and 7 for examples of synchronous burst configurations.

## Read Select Bit (CR15)

The Read Select bit, CR15, is used to switch between Asynchronous and Synchronous Read operations.

When the Read Select bit is set to '1', read operations are asynchronous; when the Read Select bit is set to '0', read operations are synchronous.

Synchronous Burst Read is supported in both parameter and main blocks and can be performed across banks.

On reset or power-up the Read Select bit is set to '1' for asynchronous access.

## X-Latency Bits (CR13-CR11)

The X-Latency bits are used during Synchronous Read operations to set the number of clock cycles between the address being latched and the first data becoming available.

For correct operation the X-Latency bits can only assume the values in Table 11., Configuration Register.

Table 10. shows how to set the X-Latency parameter, taking into account the speed class of the device and the Frequency used to read the Flash memory in Synchronous mode.

Table 10. X-Latency Settings

		, ,
fmax tKmin		X-Latency (Mins)
30MHz	33ns	3
40MHz	25ns	4
54MHz	19ns	5

### Wait Polarity Bit (CR10)

The Wait Polarity bit is used to set the polarity of the Wait signal used in Synchronous Burst Read mode. During Synchronous Burst Read mode the Wait signal indicates whether the data output are valid or a WAIT state must be inserted.

When the Wait Polarity bit is set to '0' the Wait signal is active Low. When the Wait Polarity bit is set to '1' the Wait signal is active High.

## **Data Output Configuration Bit (CR9)**

The Data Output Configuration bit is used to configure the output to remain valid for either one or two clock cycles during synchronous mode.

When the Data Output Configuration Bit is '0' the output data is valid for one clock cycle, when the Data Output Configuration Bit is '1' the output data is valid for two clock cycles.

The Data Output Configuration must be configured using the following condition:

t<sub>K</sub> > t<sub>KQV</sub> + t<sub>QVK\_CPU</sub>

#### where

- t<sub>K</sub> is the clock period
- t<sub>QVK\_CPU</sub> is the data setup time required by the system CPU
- t<sub>KQV</sub> is the clock to data valid time.

If this condition is not satisfied, the Data Output Configuration bit should be set to '1' (two clock cycles). Refer to Figure 6., X-Latency and Data Output Configuration Example.

## Wait Configuration Bit (CR8)

The Wait Configuration bit is used to control the timing of the Wait output pin, WAIT, in Synchronous Burst Read mode.

When WAIT is asserted, Data is Not Valid and when WAIT is de-asserted, Data is Valid.

When the Wait Configuration bit is Low (set to '0') the Wait output pin is asserted during the WAIT state. When the Wait Configuration bit is High (set to '1'), the Wait output pin is asserted one data cycle before the WAIT state.

## **Burst Type Bit (CR7)**

The Burst Type bit determines the sequence of addresses read during Synchronous Burst Reads.

The Burst Type bit is High (set to '1'), as the memory outputs from sequential addresses only.

See Table 12., Burst Type Definition, for the sequence of addresses output from a given starting address in sequential mode.

## Valid Clock Edge Bit (CR6)

The Valid Clock Edge bit, CR6, is used to configure the active edge of the Clock, K, during syn-



chronous read operations. When the Valid Clock Edge bit is Low (set to '0') the falling edge of the Clock is the active edge. When the Valid Clock Edge bit is High (set to '1') the rising edge of the Clock is the active edge.

## Wrap Burst Bit (CR3)

The Wrap Burst bit, CR3, is used to select between wrap and no wrap. Synchronous burst reads can be confined inside the 4, 8 or 16 Word boundary (wrap) or overcome the boundary (no wrap).

When the Wrap Burst bit is Low (set to '0') the burst read wraps. When it is High (set to '1') the burst read does not wrap.

## **Burst length Bits (CR2-CR0)**

The Burst Length bits are used to set the number of Words to be output during a Synchronous Burst Read operation as result of a single address latch cycle.

They can be set for 4 Words, 8 Words, 16 Words or continuous burst, where all the Words are read sequentially. In continuous burst mode the burst sequence can cross bank boundaries.

In continuous burst mode, in 4, 8 or 16 Words nowrap, depending on the starting address, the device asserts the WAIT signal to indicate that a delay is necessary before the data is output.

If the starting address is aligned to an 8 Word boundary no WAIT states are needed and the WAIT output is not asserted.

If the starting address is not aligned to the 8 Word boundary, WAIT will be asserted when the burst sequence crosses the first 16 Word boundary to indicate that the device needs an internal delay to read the successive Words in the array.

WAIT will be asserted only once during a continuous burst access. See also Table 12., Burst Type Definition.

CR14, CR5 and CR4 are reserved for future use.

**Table 11. Configuration Register** 


Bit	Description	Value	Description
CR15	Dood Coloat	0	Synchronous Read
CRIS	Read Select	1	Asynchronous Read (Default at power-on)
CR14	Reserved	1	
		010	2 clock latency <sup>1</sup>
		011	3 clock latency
		100	4 clock latency
CR13-CR11	X-Latency	101	5 clock latency
		110	6 clock latency
		111	7 clock latency (default)
		Other cor	figurations reserved
CR10	Wait Polarity	0	WAIT is active Low
CICIO		1	WAIT is active high (default)
CR9	Data Output Configuration	0	Data held for one clock cycle
CR9		1	Data held for two clock cycles (default) <sup>1</sup>
CR8	Wait Configuration	0	WAIT is active during WAIT state
CR8		1	WAIT is active one data cycle before WAIT state (default) <sup>1</sup>
CR7	Burat Tuna	0	Reserved
CR7	Burst Type	1	Sequential (default)
CR6	Valid Clock Edge	0	Falling Clock edge
CKO	valid Clock Edge	1	Rising Clock edge (default)
CR5-CR4	Reserved		
CR3	Wrap Burst	0	Wrap
ONS	Wiap Buist	1	No Wrap (default)
		001	4 Words
CR2-CR0	Burst Length	010	8 Words
OKZ-OKO	Daist Longth	011	16 Words
		111	Continuous (default)

Note: 1. The combination X-Latency=2, Data held for two clock cycles and Wait active one data cycle before the WAIT state is not supported.

**Table 12. Burst Type Definition** 


de	Start		Continuous Bunst			
Mode	Add.	4 Words	8 Words	16 Words	Continuous Burst	
	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15	0-1-2-3-4-5-6	
	1	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-0	1-2-3-4-5-6-7	
	2	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-5-6-7-8-9-10-11-12-13-14-15-0-1	2-3-4-5-6-7-8	
	3	3-0-1-2	3-4-5-6-7-0-1-2	3-4-5-6-7-8-9-10-11-12-13-14-15-0-1-2	3-4-5-6-7-8-9	
Wrap	7	7-4-5-6	7-0-1-2-3-4-5-6	7-8-9-10-11-12-13-14-15-0-1-2-3-4-5-6	7-8-9-10-11-12-13	
ĺ.						
	12	12-13-14-15	12-13-14-15-8-9-10-11	12-13-14-15-0-1-2-3-4-5-6-7-8-9-10-11	12-13-14-15-16-17	
	13	13-14-15-12	13-14-15-8-9-10-11-12	13-14-15-0-1-2-3-4-5-6-7-8-9-10-11-12	13-14-15-16-17-18	
	14	14-15-12-13	14-15-8-9-10-11-12-13	14-15-0-1-2-3-4-5-6-7-8-9-10-11-12-13	14-15-16-17-18-19	
	15	15-12-13-14	15-8-9-10-11-12-13-14	15-0-1-2-3-4-5-6-7-8-9-10-11-12-13-14	15-16-17-18-19-20	
	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15		
	1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-3-4-5-6-7-89-10-11-12-13-14-15- 16		
	2	2-3-4-5	2-3-4-5-6-7-8-9	2-3-4-56-7-8-9-10-11-12-13-14-15- 16-17		
•	3	3-4-5-6	3-4-5-6-7-8-9-10	3-4-5-6-7-8-9-10-11-12-13-14-15-16- 17-18		
,						
No-wrap	7	7-8-9-10	7-8-9-10-11-12-13-14	7-8-9-10-11-12-13-14-15-16-17-18-19- 20-21-22	Same as for Wrap (Wrap /No Wrap has no effect on	
ž					Continuous Burst)	
	12	12-13-14-15	12-13-14-15-16-17-18- 19	12-13-14-15-16-17-18-19-20-21-22- 23-24-25-26-27		
	13	13-14-15-16	13-14-15-16-17-18-19- 20	13-14-15-16-17-18-19-20-21-22-23- 24-25-26-27-28		
	14	14-15-16-17	14-15-16-17-18-19-20- 21	14-15-16-17-18-19-20-21-22-23-24- 25-26-27-28-29		
	15	15-16-17-18	15-16-17-18-19-20-21- 22	15-16-17-18-19-20-21-22-23-24-25- 26-27-28-29-30		





Note: 1. The settings shown are X-latency = 4, Data Output held for one clock cycle.

Figure 7. Wait Configuration Example



## **READ MODES**

Read operations can be performed in two different ways depending on the settings in the Configuration Register. If the clock signal is 'don't care' for the data output, the read operation is asynchronous; if the data output is synchronized with clock, the read operation is synchronous.

The read mode and format of the data output are determined by the Configuration Register. (See Configuration Register section for details). All banks support both asynchronous and synchronous read operations.

## **Asynchronous Read Mode**

In Asynchronous Read operations the clock signal is 'don't care'. The device outputs the data corresponding to the address latched, that is the memory array, Status Register, Common Flash Interface or Electronic Signature depending on the command issued. CR15 in the Configuration Register must be set to '1' for asynchronous operations.

Asynchronous Read operations can be performed in two different ways, Asynchronous Random Access Read and Asynchronous Page Read. Only Asynchronous Page Read takes full advantage of the internal page storage so different timings are applied.

In Asynchronous Read mode a Page of data is internally read and stored in a Page Buffer. The Page has a size of 8 Words and is addressed by address inputs A0, A1 and A2.

The first read operation within the Page has a longer access time ( $t_{AVQV}$ , Random access time), subsequent reads within the same Page have much shorter access times ( $t_{AVQV1}$ , Page access time). If the Page changes then the normal, longer timings apply again.

The device features an Automatic Standby mode. During Asynchronous Read operations, after a bus inactivity of 150ns, the device automatically switches to the Automatic Standby mode. In this condition the power consumption is reduced to the standby value and the outputs are still driven.

In Asynchronous Read mode, the WAIT signal is always de-asserted.

See Table 23., Asynchronous Read AC Characteristics, Figure 10., Asynchronous Random Access Read AC Waveforms, and Figure 11., Asynchronous Page Read AC Waveforms, for details.

#### **Synchronous Burst Read Mode**

In Synchronous Burst Read mode the data is output in bursts synchronized with the clock. It is possible to perform burst reads across bank boundaries.

Synchronous Burst Read mode can only be used to read the memory array. For other read operations, such as Read Status Register, Read CFI and Read Electronic Signature, Single Synchronous Read or Asynchronous Random Access Read must be used.

In Synchronous Burst Read mode the flow of the data output depends on parameters that are configured in the Configuration Register.

A burst sequence starts at the first clock edge (rising or falling depending on Valid Clock Edge bit CR6 in the Configuration Register) after the falling edge of Latch Enable or Chip Enable, whichever occurs last. Addresses are internally incremented and data is output on each data cycle after a delay which depends on the X latency bits CR13-CR11 of the Configuration Register.

The number of Words to be output during a Synchronous Burst Read operation can be configured as 4 Words, 8 Words, 16 Words or Continuous (Burst Length bits CR2-CR0). The data can be configured to remain valid for one or two clock cycles (Data Output Configuration bit CR9).

The order of the data output can be modified through the Wrap Burst bit in the Configuration Register. The burst sequence is sequential and can be confined inside the 4, 8 or 16 Word boundary (Wrap) or overcome the boundary (No Wrap).

The WAIT signal may be asserted to indicate to the system that an output delay will occur. This delay will depend on the starting address of the burst sequence and on the burst configuration.

WAIT is asserted during the X latency, the WAIT state and at the end of a 4, 8 and 16 Word burst. It is only de-asserted when output data are valid. In Continuous Burst Read mode a WAIT state will occur when crossing the first 16 Word boundary. If the starting address is aligned to the Burst Length (4, 8 or 16 Words) the wrapped configuration has no impact on the output sequence.

The WAIT signal can be configured to be active Low or active High by setting CR10 in the Configuration Register.

See Table 24., Synchronous Read AC Characteristics, and Figure 12., Synchronous Burst Read AC Waveforms, for details.

Synchronous Burst Read Suspend. A Synchronous Burst Read operation can be suspended, freeing the data bus for other higher priority devices. It can be suspended during the initial access latency time (before data is output) in which case the initial latency time can be reduced to zero, or after the device has output data. When the Synchronous Burst Read operation is suspended, internal array sensing continues and any previously latched internal data is retained. A burst sequence can be suspended and resumed as often as required as long as the operating conditions of the device are met.

A Synchronous Burst Read operation is suspended when Chip Enable, E, is Low and the current address has been latched (on a Latch Enable rising edge or on a valid clock edge). The Clock signal is then halted at  $V_{IH}$  or at  $V_{IL}$ , and Output Enable, G, goes High.

When Output Enable,  $\overline{G}$ , becomes Low again and the Clock signal restarts, the Synchronous Burst Read operation is resumed exactly where it stopped.

WAIT will revert to high-impedance when Output Enable,  $\overline{G}$ , or Chip Enable,  $\overline{E}$ , goes High.

See Table 24., Synchronous Read AC Characteristics, and Figure 14., Synchronous Burst Read Suspend AC Waveforms, for details.

## Single Synchronous Read Mode

Single Synchronous Read operations are similar to Synchronous Burst Read operations except that the memory outputs the same data to the end of the operation.

Synchronous Single Reads are used to read the Electronic Signature, Status Register, CFI, Block Protection Status, Configuration Register Status or Protection Register. When the addressed bank is in Read CFI, Read Status Register or Read Electronic Signature mode, the WAIT signal is asserted during the X latency, the WAIT state and at the end of a 4, 8 and 16 Word burst. It is only deasserted when output data are valid.

See Table 24., Synchronous Read AC Characteristics, and Figure 12., Synchronous Burst Read AC Waveforms, for details.

## **DUAL OPERATIONS AND MULTIPLE BANK ARCHITECTURE**

The Multiple Bank Architecture of the M58LR128GT/B gives greater flexibility for software developers to split the code and data spaces within the memory array. The Dual Operations feature simplifies the software management of the device by allowing code to be executed from one bank while another bank is being programmed or erased.

The Dual Operations feature means that while programming or erasing in one bank, read operations are possible in another bank with zero latency (only one bank at a time is allowed to be in program or erase mode).

If a read operation is required in a bank, which is programming or erasing, the program or erase operation can be suspended.

Also if the suspended operation was erase then a program command can be issued to another

block, so the device can have one block in Erase Suspend mode, one programming and other banks in read mode.

Bus Read operations are allowed in another bank between setup and confirm cycles of program or erase operations.

By using a combination of these features, read operations are possible at any moment in the M58LR128GT/B device.

Dual operations between the Parameter Bank and either of the CFI, the OTP or the Electronic Signature memory space are not allowed. Table 15. shows which dual operations are allowed or not between the CFI, the OTP, the Electronic Signature locations and the memory array.

Tables 13 and 14 show the dual operations possible in other banks and in the same bank.

Table 13. Dual Operations Allowed In Other Banks

	Commands allowed in another bank									
Status of bank	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program, Buffer Program	Block Erase	Program/ Erase Suspend	Program/ Erase Resume		
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes		
Programming	Yes	Yes	Yes	Yes	-	_	Yes	_		
Erasing	Yes	Yes	Yes	Yes	-	_	Yes	_		
Program Suspended	Yes	Yes	Yes	Yes	-	_	-	Yes		
Erase Suspended	Yes	Yes	Yes	Yes	Yes	_	_	Yes		

Table 14. Dual Operations Allowed In Same Bank

	Commands allowed in same bank									
Status of bank	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program, Buffer Program	Block Erase	Program/ Erase Suspend	Program/ Erase Resume		
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes		
Programming	_(2)	Yes	Yes	Yes	-	-	Yes	_		
Erasing	_(2)	Yes	Yes	Yes	_	_	Yes	_		
Program Suspended	Yes <sup>(1)</sup>	Yes	Yes	Yes	-	_	_	Yes		
Erase Suspended	Yes <sup>(1)</sup>	Yes	Yes	Yes	Yes <sup>(1)</sup>	_	_	Yes		

Note: 1. Not allowed in the Word that is being erased or programmed.

<sup>2.</sup> The Read Array command is accepted but the data output is not guaranteed until the Program or Erase has completed.

**Table 15. Dual Operation Limitations** 

		Commands allowed							
Curren	t Status	Read CFI / OTP /	Read Parameter	Read Main Blocks					
		Electronic Signature	Blocks	Located in Parameter Bank	Not Located in Parameter Bank				
	ng / Erasing er Blocks	No	No	No No					
Programming/ Erasing Main	Located in Parameter Bank	Yes	No	No	Yes				
Blocks	Not Located in Parameter Bank	Yes	Yes	Yes	In Different Bank Only				
Programming OTP		No	No	No	No				

### **BLOCK LOCKING**

The M58LR128GT/B features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency. This locking scheme has three levels of protection.

- Lock/Unlock this first level allows software only control of block locking.
- Lock-Down this second level requires hardware interaction before locking can be changed.
- V<sub>PP</sub> ≤ V<sub>PPLK</sub> the third level offers a complete hardware protection against program and erase on all blocks.

The protection status of each block can be set to Locked, Unlocked, and Locked-Down. Table <u>16.</u>, defines all of the possible protection states (WP, DQ1, DQ0), and APPENDIX C., Figure 25., shows a flowchart for the locking operations.

#### Reading a Block's Lock Status

The lock status of every block can be read in the Read Electronic Signature mode of the device. To enter this mode issue the Read Electronic Signature command. Subsequent reads at the address specified in Table 7., will output the protection status of that block.

The lock status is represented by DQ0 and DQ1. DQ0 indicates the Block Lock/Unlock status and is set by the Lock command and cleared by the Unlock command. DQ0 is automatically set when entering Lock-Down. DQ1 indicates the Lock-Down status and is set by the Lock-Down command. DQ1 cannot be cleared by software, only by a hardware reset or power-down.

The following sections explain the operation of the locking system.

### **Locked State**

The default status of all blocks on power-up or after a hardware reset is Locked (states (0,0,1) or (1,0,1)). Locked blocks are fully protected from program or erase operations. Any program or erase operations attempted on a locked block will return an error in the Status Register. The Status of a Locked block can be changed to Unlocked or Locked-Down using the appropriate software commands. An Unlocked block can be Locked by issuing the Lock command.

#### **Unlocked State**

Unlocked blocks (states (0,0,0), (1,0,0) (1,1,0)), can be programmed or erased. All unlocked blocks return to the Locked state after a hardware reset or when the device is powered-down. The status of an unlocked block can be changed to Locked or Locked-Down using the appropriate software commands. A locked block can be unlocked by issuing the Unlock command.

#### **Lock-Down State**

Blocks that are Locked-Down (state (0,1,x))are protected from program and erase operations (as for Locked blocks) but their protection status cannot be changed using software commands alone. A Locked or Unlocked block can be Locked-Down by issuing the Lock-Down command. Locked-Down blocks revert to the Locked state when the device is reset or powered-down.

The Lock-Down function is dependent on the Write Protect, WP, input pin.

When  $\overline{WP}$ =0 (V<sub>IL</sub>), the blocks in the Lock-Down state (0,1,x) are protected from program, erase and protection status changes.

When  $\overline{\text{WP}}$ =1 (V<sub>IH</sub>) the Lock-Down function is disabled (1,1,x) and Locked-Down blocks can be individually unlocked to the (1,1,0) state by issuing the software command, where they can be erased and programmed.

When the Lock-Down function is disabled (WP=1) blocks can be locked (1,1,1) and unlocked (1,1,0) as desired. When WP=0 blocks that were previously Locked-Down return to the Lock-Down state (0,1,x) regardless of any changes that were made while WP=1.

Device reset or power-down resets all blocks, including those in Lock-Down, to the Locked state.

### **Locking Operations During Erase Suspend**

Changes to block lock status can be performed during an erase suspend by using the standard locking command sequences to unlock, lock or lock-down a block. This is useful in the case when another block needs to be updated while an erase operation is in progress.

To change block locking during an erase operation, first write the Erase Suspend command, then check the Status Register until it indicates that the erase operation has been suspended. Next write the desired Lock command sequence to a block and the lock status will be changed. After completing any desired lock, read, or program operations, resume the erase operation with the Erase Resume command.

# M58LR128GT, M58LR128GB

If a block is locked or locked-down during an erase suspend of the same block, the locking status bits will be changed immediately, but when the erase is resumed, the erase operation will complete. Locking operations cannot be performed during a program suspend.

Table 16. Lock Status

Current Pr <u>ote</u> ction Status <sup>(1)</sup> (WP, DQ1, DQ0)		Next <u>Pro</u> tection Status <sup>(1)</sup> (WP, DQ1, DQ0)				
Current State	Program/Erase Allowed	After Block Lock Command	After Block Unlock Command	After Block Lock-Down Command	After WP transition	
1,0,0	yes	1,0,1	1,0,0	1,1,1	0,0,0	
1,0,1 <sup>(2)</sup>	no	1,0,1	1,0,0	1,1,1	0,0,1	
1,1,0	yes	1,1,1	1,1,0	1,1,1	0,1,1	
1,1,1	no	1,1,1	1,1,0	1,1,1	0,1,1	
0,0,0	yes	0,0,1	0,0,0	0,1,1	1,0,0	
0,0,1 <sup>(2)</sup>	no	0,0,1	0,0,0	0,1,1	1,0,1	
0,1,1	no	0,1,1	0,1,1	0,1,1	1,1,1 or 1,1,0 <sup>(3)</sup>	

Note: 1. The lock status is defined by the write protect pin and by DQ1 ('1' for a locked-down block) and DQ0 ('1' for a locked block) as read in the Read Electronic Signature command with A1 = V<sub>IH</sub> and A0 = V<sub>IL</sub>.

<sup>2.</sup> All blocks are locked at power-up, so the default configuration is 001 or 101 according to WP status.

<sup>3.</sup> A WP transition to V<sub>IH</sub> on a locked block will restore the previous DQ0 value, giving a 111 or 110.

## PROGRAM AND ERASE TIMES AND ENDURANCE CYCLES

The Program and Erase times and the number of Program/ Erase cycles per block are shown in Table 17. Exact erase times may change depending on the memory array condition. The best case is when all the bits in the block are at '0' (pre-programmed). The worst case is when all the bits in

the block are at '1' (not preprogrammed). Usually, the system overhead is negligible with respect to the erase time. In the M58LR128GT/B the maximum number of Program/Erase cycles depends on the V<sub>PP</sub> voltage supply used.

Table 17. Program/Erase Times and Endurance Cycles

	Pa	arameter	Condition	Min	Тур	Typical after 100kW/E Cycles	Max	Unit
		Parameter Block (16 KWord)			0.4	1	2.5	s
	Erase	Main Block (64 KWord)	Preprogrammed		1	3	4	S
		Main Block (04 KWold)	Not Preprogrammed		1.2		4	S
		Single Cell	Word Program		30		60	μs
		Sifigle Cell	Buffer Program		30		60	μs
8	Program <sup>(3)</sup>	Single Word	Word Program		90		180	μs
= V <sub>DD</sub>	Program	Single Word	Buffer Program		90		180	μs
Vpp		Buffer (32 Words) (Buffer	· Program)		440		880	μs
		Main Block (64 KWord) (I	Buffer Program)		880			ms
	Suspend	Program	Program				25	μs
	Latency	Erase		20		25	μs	
	Program/ Erase Cycles (per Block)	Main Blocks	100,000				cycles	
		Parameter Blocks	100,000				cycles	
	Erase	Parameter Block (16 KW		0.4		2.5	S	
	Elase	Main Block (64 KWord)		1		4	S	
		Single Cell	Word Program		30		60	μs
			Word Program		85		170	μs
		Single Word	Buffer Enhanced Factory Program <sup>(4)</sup>		10			μs
_			Buffer Program		340		680	μs
= VppH	Program <sup>(3)</sup>	Buffer (32 Words)	Buffer Enhanced Factory Program		320			μs
VPP			Buffer Program		640			ms
		Main Block (64 KWords)	Buffer Enhanced Factory Program		640			ms
			Buffer Program		5			s
		Bank (8 Mbits)	Buffer Enhanced Factory Program		5			s
	Program/	Main Blocks			_		1000	cycles
	Erase Cycles (per Block)	Parameter Blocks	4.7// 0//				2500	cycles

Note: 1.  $T_A = -25$  to  $85^{\circ}$ C;  $V_{DD} = 1.7$ V to 2V;  $V_{DDQ} = 1.7$ V to 2V.

<sup>4.</sup> This is an average value on the entire device.



<sup>2.</sup> Values are liable to change with the external system-level overhead (command sequence and Status Register polling execution).

<sup>3.</sup> Excludes the time needed to execute the command sequence.

## **MAXIMUM RATING**

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 18. Absolute Maximum Ratings** 

Symbol	Parameter	Va	lue	Unit	
Symbol	Farameter	Min	Max	Oilit	
T <sub>A</sub>	Ambient Operating Temperature	-25	85	°C	
T <sub>BIAS</sub>	Temperature Under Bias	-25	85	°C	
T <sub>STG</sub>	Storage Temperature	-65	125	°C	
T <sub>LEAD</sub>	Lead Temperature During Soldering		(1)	°C	
VIO	Input or Output Voltage	-0.5	3.8	V	
V <sub>DD</sub>	Supply Voltage	-0.2	2.5	V	
V <sub>DDQ</sub>	Input/Output Supply Voltage	-0.2	2.5	V	
V <sub>PP</sub>	Program Voltage	-0.2	12.6	V	
Io	Output Short Circuit Current		100	mA	
t <sub>VPPH</sub>	Time for V <sub>PP</sub> at V <sub>PPH</sub>		100	hours	

Note: 1. Compliant with the JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK ® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

# DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in Table 19., Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

**Table 19. Operating and AC Measurement Conditions** 

	M58LR	128GT/B		
Parameter	8	55	Units	
	Min	Max		
V <sub>DD</sub> Supply Voltage	1.7	2.0	V	
V <sub>DDQ</sub> Supply Voltage	1.7	2.0	V	
V <sub>PP</sub> Supply Voltage (Factory environment)	8.5	9.5	V	
V <sub>PP</sub> Supply Voltage (Application environment)	-0.4	V <sub>DDQ</sub> +0.4	V	
Ambient Operating Temperature	-25	85	°C	
Load Capacitance (C <sub>L</sub> )	3	0	pF	
Input Rise and Fall Times		5	ns	
Input Pulse Voltages	0 to V <sub>DDQ</sub>		V	
Input and Output Timing Ref. Voltages	V <sub>DDQ</sub> /2		V	

Figure 8. AC Measurement I/O Waveform




Figure 9. AC Measurement Load Circuit




Table 20. Capacitance

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	6	8	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

Note: Sampled only, not 100% tested.



**Table 21. DC Characteristics - Currents** 

Symbol	Parameter	Test Condition	Тур	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{DDQ}$		±1	μA
I <sub>LO</sub>	Output Leakage Current	$0V \le V_{OUT} \le V_{DDQ}$		±1	μΑ
	Supply Current Asynchronous Read (f=5MHz)	$\overline{E} = V_IL,  \overline{G} = V_IH$	13	15	mA
		4 Word	16	18	mA
I <sub>DD1</sub>	Supply Current	8 Word	18	20	mA
	Synchronous Read (f=54MHz)	16 Word	23	25	mA
		Continuous	25	27	mA
I <sub>DD2</sub>	Supply Current (Reset)	$\overline{RP} = V_{SS} \pm 0.2V$	25	70	μА
I <sub>DD3</sub>	Supply Current (Standby)	$\overline{E} = V_{DDQ} \pm 0.2V$ $K=V_{SS}$	25	70	μΑ
I <sub>DD4</sub>	Supply Current (Automatic Standby)	$\overline{E} = V_{IL}, \overline{G} = V_{IH}$	25	70	μA
	Cupply Correspt (Draggers)	V <sub>PP</sub> = V <sub>PPH</sub>	8	20	mA
	Supply Current (Program)	$V_{PP} = V_{DD}$	10	25	mA
I <sub>DD5</sub> <sup>(1)</sup>	Const. Comment (Frees)	V <sub>PP</sub> = V <sub>PPH</sub>	8	20	mA
	Supply Current (Erase)	$V_{PP} = V_{DD}$	10	25	mA
. (1.2)	Supply Current	Program/Erase in one Bank, Asynchronous Read in another Bank	23	40	mA
I <sub>DD6</sub> <sup>(1,2)</sup>	(Dual Operations)	Program/Erase in one Bank, Synchronous Read (Continuous f=54MHz) in another Bank	35	52	mA
I <sub>DD7</sub> <sup>(1)</sup>	Supply Current Program/ Erase Suspended (Standby)	E = V <sub>DDQ</sub> ± 0.2V K=V <sub>SS</sub>	25	70	μA
	V Comple Compant (Decompos)	V <sub>PP</sub> = V <sub>PPH</sub>	2	5	mA
, (1)	V <sub>PP</sub> Supply Current (Program)	$V_{PP} = V_{DD}$	0.2	5	μA
I <sub>PP1</sub> <sup>(1)</sup>	V Cumply Comment (Ferre)	V <sub>PP</sub> = V <sub>PPH</sub>	2	5	mA
	V <sub>PP</sub> Supply Current (Erase)	$V_{PP} = V_{DD}$	0.2	5	μΑ
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current (Read)	$V_{PP} \le V_{DD}$	0.2	5	μA
I <sub>PP3</sub> <sup>(1)</sup>	V <sub>PP</sub> Supply Current (Standby)	V <sub>PP</sub> ≤ V <sub>DD</sub>	0.2	5	μA

Note: 1. Sampled only, not 100% tested.
2. V<sub>DD</sub> Dual Operation current is the sum of read and program or erase currents.

# M58LR128GT, M58LR128GB

**Table 22. DC Characteristics - Voltages** 

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V <sub>IL</sub>	Input Low Voltage		0		0.4	V
V <sub>IH</sub>	Input High Voltage		V <sub>DDQ</sub> -0.4		V <sub>DDQ</sub> + 0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 100μA			0.1	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -100 \mu A$	V <sub>DDQ</sub> -0.1			V
V <sub>PP1</sub>	V <sub>PP</sub> Program Voltage-Logic	Program, Erase	1.3	1.8	3.3	V
V <sub>PPH</sub>	V <sub>PP</sub> Program Voltage Factory	Program, Erase	8.5	9.0	9.5	V
V <sub>PPLK</sub>	Program or Erase Lockout				0.4	V
V <sub>LKO</sub>	V <sub>DD</sub> Lock Voltage				1	V
$V_{RPH}$	RP pin Extended High Voltage				3.3	V





Figure 10. Asynchronous Random Access Read AC Waveforms



**Table 23. Asynchronous Read AC Characteristics** 

Symbol		Alt	Parameter			Unit	
	Oymbol Ait		r diameter		85	J	
	t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Next Address Valid	Min	85	ns	
	t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid (Random)	Max	85	ns	
	t <sub>AVQV1</sub>	tPAGE	Address Valid to Output Valid (Page)	Max	25	ns	
•	t <sub>AXQX</sub> (1)	tон	Address Transition to Output Transition	Min	0	ns	
	t <sub>ELTV</sub>		Chip Enable Low to Wait Valid	Max	14	ns	
	t <sub>ELQV</sub> (2)	t <sub>CE</sub>	Chip Enable Low to Output Valid	Max	85	ns	
S	t <sub>ELQX</sub> (1)	t <sub>LZ</sub>	Chip Enable Low to Output Transition	Min	0	ns	
ming	tehtz		Chip Enable High to Wait Hi-Z	Max	14	ns	
Read Timings	t <sub>EHQX</sub> (1)	tон	Chip Enable High to Output Transition	Min	2	ns	
Re	t <sub>EHQZ</sub> (1)	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z	Max	14	ns	
	t <sub>GLQV</sub> (2)	tOE	Output Enable Low to Output Valid	Max	20	ns	
	t <sub>GLQX</sub> (1)	t <sub>OLZ</sub>	Output Enable Low to Output Transition	Min	0	ns	
	t <sub>GLTV</sub>		Output Enable Low to Wait Valid	Max	14	ns	
	t <sub>GHQX</sub> (1)	tон	Output Enable High to Output Transition	Min	2	ns	
	t <sub>GHQZ</sub> (1)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	Max	14	ns	
	t <sub>GHTZ</sub>		Output Enable High to Wait Hi-Z	Max	14	ns	
	t <sub>AVLH</sub>	t <sub>AVADVH</sub>	Address Valid to Latch Enable High	Min	7	ns	
ings	t <sub>ELLH</sub>	t <sub>ELADVH</sub>	Chip Enable Low to Latch Enable High	Min	10	ns	
Tir	t <sub>LHAX</sub>	tadvhax	Latch Enable High to Address Transition	Min	7	ns	
Latch Timings	t <sub>LLLH</sub>	tadvladvh	Latch Enable Pulse Width	Min	7	ns	
_	t <sub>LLQV</sub>	t <sub>ADVLQV</sub>	Latch Enable Low to Output Valid (Random)	Max	85	ns	

Note: 1. Sampled only, not 100% tested.
2. G may be delayed by up to tellQv - tGLQv after the falling edge of E without increasing tellQv.




Figure 12. Synchronous Burst Read AC Waveforms




Figure 13. Single Synchronous Read AC Waveforms

Note: 1. The WAIT signal is configured to be active during wait state. WAIT signal is active Low.
2. Address latched and data output on the rising clock edge. Either the rising or the falling edge of the clock signal, K, canbe configured as the active edge. Here, the active edge is the rising one.





Figure 14. Synchronous Burst Read Suspend AC Waveforms

Figure 15. Clock input AC Waveform



**Table 24. Synchronous Read AC Characteristics** 

O. mah al						
;	Symbol	Alt	Parameter		85	Unit
	t <sub>AVKH</sub>	tavclkh	Address Valid to Clock High	Min	7	ns
	t <sub>ELKH</sub>	t <sub>ELCLKH</sub>	Chip Enable Low to Clock High	Min	7	ns
sí	tELTV		Chip Enable Low to Wait Valid	Max	14	ns
Read Timings	tEHEL		Chip Enable Pulse Width (subsequent synchronous reads)	Min	14	ns
	t <sub>EHTZ</sub>		Chip Enable High to Wait Hi-Z	Max	14	ns
snouc	t <sub>KHAX</sub>	<sup>†</sup> CLKHAX	Clock High to Address Transition	Min	7	ns
Synchronous	t <sub>KHQV</sub>	tCLKHQV	Clock High to Output Valid Clock High to WAIT Valid	Max	14	ns
	t <sub>KHQX</sub>	tCLKHQX	Clock High to Output Transition Clock High to WAIT Transition	Min	3	ns
	tLLKH	tadvlclkh	Latch Enable Low to Clock High	Min	7	ns
ions	<sup>t</sup> KHKH	t <sub>CLK</sub>	Clock Period (f=54MHz)	Min	18.5	ns
Clock Specifications	tkhkl tklkh		Clock High to Clock Low Clock Low to Clock High	Min	4.5	ns
Clock S	t <sub>f</sub> t <sub>r</sub>		Clock Fall or Rise Time	Max	3	ns

Note: 1. Sampled only, not 100% tested.
2. For other timings please refer to Table 23., Asynchronous Read AC Characteristics.






Table 25. Write AC Characteristics, Write Enable Controlled

Symbol		A 14	Parameter	M58LR	128GT/B	Unit
		Alt		8	85	
	t <sub>AVAV</sub>	t <sub>WC</sub>	Address Valid to Next Address Valid	Min	85	ns
	t <sub>AVLH</sub>		Address Valid to Latch Enable High	Min	7	ns
	t <sub>AVWH</sub> (3)		Address Valid to Write Enable High	Min	45	ns
	t <sub>DVWH</sub>	t <sub>DS</sub>	Data Valid to Write Enable High	Min	45	ns
	tELLH		Chip Enable Low to Latch Enable High	Min	10	ns
	t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable Low	Min	0	ns
S	t <sub>ELQV</sub>		Chip Enable Low to Output Valid	Min	85	ns
iming	t <sub>ELKV</sub>		Chip Enable High to Clock Valid	Min	7	ns
Eq T	tghwl		Output Enable High to Write Enable Low	Min	17	ns
ıtrollı	t <sub>LHAX</sub>		Latch Enable High to Address Transition	Min	7	ns
Cor	t <sub>LLLH</sub>		Latch Enable Pulse Width	Min	7	ns
Write Enable Controlled Timings	t <sub>WHAV</sub> (3)		Write Enable High to Address Valid	Min	0	ns
rite E	t <sub>WHAX</sub> (3)	t <sub>AH</sub>	Write Enable High to Address Transition	Min	0	ns
>	twhox	t <sub>DH</sub>	Write Enable High to Input Transition	Min	0	ns
	twheh	t <sub>CH</sub>	Write Enable High to Chip Enable High	Min	0	ns
	t <sub>WHEL</sub> (2)		Write Enable High to Chip Enable Low	Min	20	ns
	twHGL		Write Enable High to Output Enable Low	Min	0	ns
	twHLL		Write Enable High to Latch Enable Low	Min	0	ns
	t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	Min	20	ns
	twlwh	t <sub>WP</sub>	Write Enable Low to Write Enable High	Min	45	ns
	tQVVPL		Output (Status Register) Valid to VPP Low	Min	0	ns
ings	t <sub>QVWPL</sub>		Output (Status Register) Valid to Write Protect Low	Min	0	ns
Protection Timings	tvphwh	t <sub>VPS</sub>	V <sub>PP</sub> High to Write Enable High	Min	200	ns
ctior	t <sub>WHVPL</sub>		Write Enable High to V <sub>PP</sub> Low	Min	200	ns
Prote	t <sub>WHWPL</sub>		Write Enable High to Write Protect Low	Min	200	ns
_	twphwh		Write Protect High to Write Enable High	Min	200	ns

Note: 1. Sampled only, not 100% tested.

<sup>2.</sup> t<sub>WHEL</sub> has this value when reading in the targeted bank or when reading following a Set Configuration Register command. System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing any command and to delay the first read to any address after issuing a Set Configuration Register command. If the first read after the command is a Read Array operation in a different bank and no changes to the Configuration Register have been issued, t<sub>WHEL</sub> is 0ns.

Meaningful only if L is always kept low.




Figure 17. Write AC Waveforms, Chip Enable Controlled



Table 26. Write AC Characteristics, Chip Enable Controlled

	Symbol	Alt	Parameter	M58LI	R128GT/B	Unit
3	Оуппоот				85	
	t <sub>AVAV</sub>	t <sub>WC</sub>	Address Valid to Next Address Valid	Min	85	ns
	t <sub>AVEH</sub>		Address Valid to Chip Enable High	Min	45	ns
	t <sub>AVLH</sub>		Address Valid to Latch Enable High	Min	7	ns
	t <sub>DVEH</sub>	t <sub>DS</sub>	Data Valid to Chip Enable High	Min	45	ns
	t <sub>EHAX</sub>	t <sub>AH</sub>	Chip Enable High to Address Transition	Min	0	ns
St	t <sub>EHDX</sub>	t <sub>DH</sub>	Chip Enable High to Input Transition	Min	0	ns
Chip Enable Controlled Timings	t <sub>EHEL</sub>	t <sub>CPH</sub>	Chip Enable High to Chip Enable Low	Min	20	ns
ed T	t <sub>EHGL</sub>		Chip Enable High to Output Enable Low	Min	0	ns
ıtroll	tEHWH	tcH	Chip Enable High to Write Enable High	Min	0	ns
Col	t <sub>ELKV</sub>		Chip Enable Low to Clock Valid	Min	7	ns
nable	teleh	t <sub>CP</sub>	Chip Enable Low to Chip Enable High	Min	45	ns
di E	tELLH		Chip Enable Low to Latch Enable High	Min	10	ns
	t <sub>ELQV</sub>		Chip Enable Low to Output Valid	Min	85	ns
	tGHEL		Output Enable High to Chip Enable Low	Min	17	ns
	t <sub>LHAX</sub>		Latch Enable High to Address Transition	Min	7	ns
	tLLLH		Latch Enable Pulse Width	Min	7	ns
	t <sub>WHEL</sub> (2)		Write Enable High to Chip Enable Low	Min	20	ns
	t <sub>WLEL</sub>	tcs	Write Enable Low to Chip Enable Low	Min	0	ns
	t <sub>EHVPL</sub>		Chip Enable High to V <sub>PP</sub> Low	Min	200	ns
ings	t <sub>EHWPL</sub>		Chip Enable High to Write Protect Low	Min	200	ns
Protection Timings	t <sub>QVVPL</sub>		Output (Status Register) Valid to V <sub>PP</sub> Low	Min	0	ns
ction	t <sub>QVWPL</sub>		Output (Status Register) Valid to Write Protect Low	Min	0	ns
Prote	t∨PHEH	typs	V <sub>PP</sub> High to Chip Enable High	Min	200	ns
<u> </u>	twpheh		Write Protect High to Chip Enable High	Min	200	ns

Note: 1. Sampled only, not 100% tested.

<sup>2.</sup> t<sub>WHEL</sub> has this value when reading in the targeted bank or when reading following a Set Configuration Register command. System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing any command and to delay the first read to any address after issuing a Set Configuration Register command. If the first read after the command is a Read Array operation in a different bank and no changes to the Configuration Register have been issued, twhell is 0ns.

Figure 18. Reset and Power-up AC Waveforms




Table 27. Reset and Power-up AC Characteristics


Symbol	Parameter	Test Condition		85	Unit
tpLWL	Reset Low to	During Program	Min	25	μs
t <sub>PLEL</sub>	Write Enable Low, Chip Enable Low,	During Erase	Min	25	μs
t <sub>PLGL</sub> t <sub>PLLL</sub>	Output Enable Low, Latch Enable Low	Other Conditions	Min	80	ns
tphwl tphel tphgl tphll	Reset High to Write Enable Low Chip Enable Low Output Enable Low Latch Enable Low		Min	30	ns
t <sub>PLPH</sub> (1,2)	RP Pulse Width		Min	50	ns
t <sub>VDHPH</sub> (3)	Supply Voltages High to Reset High		Min	100	μs

Note: 1. The device Reset is possible but not guaranteed if  $t_{PLPH} < 50$ ns.

Sampled only, not 100% tested.
 It is important to assert RP in order to allow proper CPU initialization during Power-Up or Reset.

# PACKAGE MECHANICAL

Figure 19. VFBGA56 - 7.7 x 9mm, 8x7 ball array, 0.75mm pitch, Bottom View Package Outline




Note: Drawing is not to scale.

Table 28. VFBGA56 - 7.7 x 9mm - 8x7 ball array, 0.75mm pitch, Package Mechanical Data

Symbol		millimeters		inches		
Symbol	Тур	Min	Max	Тур	Min	Max
А			1.000			0.0394
A1		0.200			0.0079	
A2	0.660			0.0260		
b	0.350	0.300	0.400	0.0138	0.0118	0.0157
D	7.700	7.600	7.800	0.3031	0.2992	0.3071
D1	5.250	_	_	0.2067	_	_
ddd			0.080			0.0031
е	0.750	_	_	0.0295	_	-
E	9.000	8.900	9.100	0.3543	0.3504	0.3583
E1	4.500	_	_	0.1772	_	-
FD	1.225	_	_	0.0482	_	_
FE	2.250	_	_	0.0886	_	_
SD	0.375	_	-	0.0148	-	_

# **PART NUMBERING**

### **Table 29. Ordering Information Scheme**



Blank = Standard Packing

T = Tape & Reel Packing

E = Lead-Free and RoHS Package, Standard Packing

F = Lead-Free and RoHS Package, Tape & Reel Packing

Devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

## APPENDIX A. BLOCK ADDRESS TABLES

The following set of equations can be used to calculate a complete set of block addresses using the information contained in Tables 30, 31, 32, 33, 34, and 35.

#### To calculate the Block Base Address from the Block Number:

First it is necessary to calculate the Bank Number and the Block Number Offset. This can be achieved using the following formulas:

```
Bank_Number = (Block_Number - 3) / 8
Block Number Offset = Block Number - 3 - (Bank Number x 8)
```

If Bank\_Number = 0, the Block Base Address can be directly read from Tables 30 and 33 (Parameter Bank Block Addresses) in the Address Range column, in the row that corresponds to the given block number. Otherwise:

Block Base Address = Bank Base Address + Block Base Address Offset

#### To calculate the Bank Number and the Block Number from the Block Base Address:

If the address is in the range of the Parameter Bank, the Bank Number is 0 and the Block Number can be directly read from Tables 30 and 33 (Parameter Bank Block Addresses), in the Block Number column, in the row that corresponds to the address given. Otherwise, the Block Number can be calculated using the formulas below:

For the top configuration (M58LR128GT):

```
Block_Number = ((NOT \text{ address}) / 2^{16}) + 3
```

For the bottom configuration (M58LR128GB):

Block\_Number = 
$$(address / 2^{16}) + 3$$

For both configurations the Bank Number and the Block Number Offset can be calculated using the following formulas:

```
Bank_Number = (Block_Number - 3) / 8
Block_Number_Offset = Block_Number - 3 - (Bank_Number x 8)
```

Table 30. M58LR128GT - Parameter Bank Block Addresses

Block Number	Size (KWords)	Address Range
0	16	7FC000-7FFFFF
1	16	7F8000-7FBFFF
2	16	7F4000-7F7FFF
3	16	7F0000-7F3FFF
4	64	7E0000-7EFFFF
5	64	7D0000-7DFFFF
6	64	7C0000-7CFFFF
7	64	7B0000-7BFFFF
8	64	7A0000-7AFFFF
9	64	790000-79FFFF
10	64	780000-78FFFF

Table 31. M58LR128GT - Main Bank Base Addresses

Bank Number	Block Numbers	Bank Base Address
1	11-18	700000
2	19-26	680000
3	27-34	600000
4	35-42	580000
5	43-50	500000
6	51-58	480000
7	59-66	400000
8	67-74	380000
9	75-82	300000
10	83-90	280000
11	91-98	200000
12	99-106	180000
13	107-114	100000
14	115-122	080000
15	123-130	000000

Note: There are two Bank Regions: Bank Region 1 contains all the banks that are made up of main blocks only; Bank Region 2 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

Table 32. M58LR128GT - Block Addresses in Main Banks

Block Number Offset	Block Base Address Offset
0	070000
1	060000
2	050000
3	040000
4	030000
5	020000
6	010000
7	000000

Table 33. M58LR128GB - Parameter Bank Block Addresses

Block Number	Size (KWords)	Address Range
10	64	070000-07FFFF
9	64	060000-06FFFF
8	64	050000-05FFFF
7	64	040000-04FFFF
6	64	030000-03FFFF
5	64	020000-02FFFF
4	64	010000-01FFFF
3	16	00C000-00FFFF
2	16	008000-00BFFF
1	16	004000-007FFF
0	16	000000-003FFF

Table 34. M58LR128GB - Main Bank Base Addresses

Bank Number	Block Numbers	Bank Base Address
15	123-130	780000
14	115-122	700000
13	107-114	680000
12	99-106	600000
11	91-98	580000
10	83-90	500000
9	75-82	480000
8	67-74	400000
7	59-66	380000
6	51-58	300000
5	43-50	280000
4	35-42	200000
3	27-34	180000
2	19-26	100000
1	11-18	080000

Note: There are two Bank Regions: Bank Region 2 contains all the banks that are made up of main blocks only; Bank Region 1 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

Table 35. M58LR128GB - Block Addresses in Main Banks

Block Number Offset	Block Base Address Offset
7	070000
6	060000
5	050000
4	040000
3	030000
2	020000
1	010000
0	000000

### APPENDIX B. COMMON FLASH INTERFACE

The Common Flash Interface is a JEDEC approved, standardized data structure that can be read from the Flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the device, enabling the software to upgrade itself when necessary.

When the Read CFI Query Command is issued the device enters CFI Query mode and the data structure is read from the memory. Tables 36, 37, 38, 39, 40, 41, 42, 43, 44 and 45 show the ad-

dresses used to retrieve the data. The Query data is always presented on the lowest order data outputs (DQ0-DQ7), the other outputs (DQ8-DQ15) are set to 0.

The CFI data structure also contains a security area where a 64 bit unique security number is written (see Figure 5., Protection Register Memory Map). This area can be accessed only in Read mode by the final user. It is impossible to change the security number after it has been written by ST. Issue a Read Array command to return to Read mode.

**Table 36. Query Structure Overview** 

Offset	Sub-section Name	Description
000h	Reserved	Reserved for algorithm-specific information
010h	CFI Query Identification String	Command set ID and algorithm data offset
01Bh	System Interface Information	Device timing & voltage information
027h	Device Geometry Definition	Flash device layout
Р	Primary Algorithm-specific Extended Query table	Additional information specific to the Primary Algorithm (optional)
А	Alternate Algorithm-specific Extended Query table	Additional information specific to the Alternate Algorithm (optional)
080h	Security Code Area	Lock Protection Register Unique device Number and User Programmable OTP

Note: The Flash memory display the CFI data structure when CFI Query command is issued. In this table are listed the main sub-sections detailed in Tables 37, 38, 39 and 40. Query data is always presented on the lowest order data outputs.

**Table 37. CFI Query Identification String** 

Offset	Sub-section Name	Description	Value
000h	0020h	Manufacturer Code	ST
001h	88C4h 88C5h	Device Code	Top Bottom
002h	Reserved	Reserved	
003h	Reserved	Reserved	
004h-00Fh	Reserved	Reserved	
010h	0051h		"Q"
011h	0052h	Query Unique ASCII String "QRY"	"R"
012h	0059h		"Y"
013h	0001h	Primary Algorithm Command Set and Control Interface ID code 16 bit	
014h	0000h	ID code defining a specific algorithm	
015h	offset = P = 000Ah	Address for Primary Algorithm extended Query table (see Table 40.)	P = 10Ah
016h	0001h	Address for Filliary Algorithm extended Query table (see Table 40.)	F = TOAII
017h	0000h	Alternate Vendor Command Set and Control Interface ID Code	NA
018h	0000h	second vendor - specified algorithm supported	
019h	value = A = 0000h	Address for Alternate Algorithm extended Query table	NA
01Ah	0000h	Address for Alternate Algorithm extended Query table	INA

# M58LR128GT, M58LR128GB

**Table 38. CFI Query System Interface Information** 

Offset	Data	Description	Value
01Bh	0017h	V <sub>DD</sub> Logic Supply Minimum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts	1.7V
01Ch	0020h	V <sub>DD</sub> Logic Supply Maximum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts	2V
01Dh	0085h	V <sub>PP</sub> [Programming] Supply Minimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts	8.5V
01Eh	0095h	V <sub>PP</sub> [Programming] Supply Maximum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts	9.5V
01Fh	0008h	Typical time-out per single byte/word program = 2 <sup>n</sup> μs	256µs
020h	0009h	Typical time-out for Buffer Program = 2 <sup>n</sup> µs	512µs
021h	000Ah	Typical time-out per individual block erase = 2 <sup>n</sup> ms	1s
022h	0000h	Typical time-out for full chip erase = 2 <sup>n</sup> ms	NA
023h	0001h	Maximum time-out for word program = 2 <sup>n</sup> times typical	512µs
024h	0001h	Maximum time-out for Buffer Program = 2 <sup>n</sup> times typical	1024µs
025h	0002h	Maximum time-out per individual block erase = 2 <sup>n</sup> times typical	4s
026h	0000h	Maximum time-out for chip erase = 2 <sup>n</sup> times typical	NA

# **Table 39. Device Geometry Definition**

	Offset	Data	Description	Value
	027h 0018h		Device Size = 2 <sup>n</sup> in number of bytes	16 MBytes
	028h 029h	0001h 0000h	Flash Device Interface Code description	x16 Async.
	02Ah 02Bh	0006h 0000h	Maximum number of bytes in multi-byte program or page = 2 <sup>n</sup>	64 Bytes
	02Ch	0002h	Number of identical sized erase block regions within the device bit 7 to $0 = x =$ number of Erase Block Regions	2
	02Dh 02Eh	007Eh 0000h	Erase Block Region 1 Information Number of identical-size erase blocks = 007Eh+1	127
SES	02Fh 030h	0000h 0002h	Erase Block Region 1 Information Block size in Region 1 = 0200h * 256 Byte	128 KByte
DEVICES	031h 032h	0003h 0000h	Erase Block Region 2 Information Number of identical-size erase blocks = 0003h+1	4
TOP	033h 034h	0080h 0000h	Erase Block Region 2 Information Block size in Region 2 = 0080h * 256 Byte	32 KByte
	035h 038h	Reserved	Reserved for future erase block region information	NA
	02Dh 02Eh	0003h 0000h	Erase Block Region 1 Information Number of identical-size erase block = 0003h+1	4
/ICES	02Fh 030h	0080h 0000h	Erase Block Region 1 Information Block size in Region 1 = 0080h * 256 bytes	32 KBytes
BOTTOM DEVICES	031h 032h	007Eh 0000h	Erase Block Region 2 Information Number of identical-size erase block = 007Eh+1	127
ВОТТС	033h 034h	0000h 0002h	Erase Block Region 2 Information Block size in Region 2 = 0200h * 256 bytes	128 KBytes
	035h 038h	Reserved	Reserved for future erase block region information	NA

Table 40. Primary Algorithm-Specific Extended Query Table

Offset	Data	Description	Value
(P)h = 10Ah	0050h		"P"
	0052h	Primary Algorithm extended Query table unique ASCII string "PRI"	"R"
	0049h		"1"
(P+3)h =10Dh	0031h	Major version number, ASCII	"1"
(P+4)h = 10Eh	0033h	Minor version number, ASCII	"3"
(P+5)h = 10Fh	00E6h	Extended Query table contents for Primary Algorithm. Address (P+5)h	
	0003h	contains less significant byte.	
(P+7)h = 111h	0000h	bit 0 Chip Erase supported(1 = Yes, 0 = No) bit 1 Erase Suspend supported(1 = Yes, 0 = No)	No Yes
(P+8)h = 112h	0000h	bit 1 Erase Suspend supported(1 = Yes, 0 = No) bit 2 Program Suspend supported(1 = Yes, 0 = No) bit 3 Legacy Lock/Unlock supported(1 = Yes, 0 = No) bit 4 Queued Erase supported(1 = Yes, 0 = No) bit 5 Instant individual block locking supported(1 = Yes, 0 = No) bit 6 Protection bits supported(1 = Yes, 0 = No) bit 7 Page mode read supported(1 = Yes, 0 = No) bit 8 Synchronous read supported(1 = Yes, 0 = No) bit 9 Simultaneous operation supported(1 = Yes, 0 = No) bit 10 to 31 Reserved; undefined bits are '0'. If bit 31 is '1' then another 31 bit field of optional features follows at the end of the bit-30 field.	Yes No No Yes Yes Yes Yes
(P+9)h = 113h	0001h	Supported Functions after Suspend Read Array, Read Status Register and CFI Query  bit 0 Program supported after Erase Suspend (1 = Yes, 0 = No) bit 7 to 1 Reserved; undefined bits are '0'	Yes
(P+A)h = 114h (P+B)h = 115h	0003h 0000h	Block Protect Status Defines which bits in the Block Status Register section of the Query are implemented.	
		bit 0 Block protect Status Register Lock/Unlock bit active (1 = Yes, 0 = No) bit 1 Block Lock Status Register Lock-Down bit active (1 = Yes, 0 = No) bit 15 to 2 Reserved for future use; undefined bits are '0'	Yes Yes
(P+C)h = 116h	0018h	V <sub>DD</sub> Logic Supply Optimum Program/Erase voltage (highest performance)  bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	1.8V
(P+D)h = 117h	0090h	V <sub>PP</sub> Supply Optimum Program/Erase voltage  bit 7 to 4 HEX value in volts  bit 3 to 0 BCD value in 100 mV	9V

**Table 41. Protection Register Information** 

Offset	Data	Description	Value				
(P+E)h = 118h	0002h	Number of protection register fields in JEDEC ID space. 0000h indicates that 256 fields are available.	2				
(P+F)h = 119h	0080h	Protection Field 1: Protection Description	80h				
(P+10)h = 11Ah	0000h	Bits 0-7 Lower byte of protection register address Bits 8-15 Upper byte of protection register address	00h				
(P+ 11)h = 11Bh	0003h	Bits 16-23 2 <sup>n</sup> bytes in factory pre-programmed region	8 Bytes				
(P+12)h = 11Ch	0003h	Bits 24-31 2 <sup>n</sup> bytes in user programmable region					
(P+13)h = 11Dh	0089h	Protection Register 2: Protection Description	89h				
(P+14)h = 11Eh	0000h	Bits 0-31 protection register address Bits 32-39 n number of factory programmed regions (lower byte)					
(P+15)h = 11Fh	0000h	Bits 40-47 n number of factory programmed regions (upper byte)  Bits 48-55 2 <sup>n</sup> bytes in factory programmable region					
(P+16)h = 120h	0000h	Bits 56-63 n number of user programmable regions (lower byte)  Bits 64-71 n number of user programmable regions (upper byte)  Bits 72-79 2 <sup>n</sup> bytes in user programmable region	00h				
(P+17)h = 121h	0000h		0				
(P+18)h = 122h	0000h	- bits 72-79 2 bytes in user programmable region					
(P+19)h = 123h	0000h						
(P+1A)h = 124h	0010h						
(P+1B)h = 125h	0000h		0				
(P+1C)h = 126h	0004h		16				

**Table 42. Burst Read Information** 

Offset	Data	Description	Value
(P+1D)h = 127h	0004h	Page-mode read capability bits 0-7 'n' such that 2 <sup>n</sup> HEX value represents the number of read-page bytes. See offset 0028h for device word width to determine page-mode data output width.	16 Bytes
(P+1E)h = 128h	0004h	Number of synchronous mode read configuration fields that follow.	4
(P+1F)h = 129h	0001h	Synchronous mode read capability configuration 1 bit 3-7 Reserved bit 0-2 'n' such that 2 <sup>n+1</sup> HEX value represents the maximum number of continuous synchronous reads when the device is configured for its maximum word width. A value of 07h indicates that the device is capable of continuous linear bursts that will output data until the internal burst counter reaches the end of the device's burstable address space. This field's 3-bit value can be written directly to the read configuration register bit 0-2 if the device is configured for its maximum word width. See offset 0028h for word width to determine the burst data output width.	4
(P+20)h = 12Ah	0002h	Synchronous mode read capability configuration 2	8
(P-21)h = 12Bh	0003h	Synchronous mode read capability configuration 3	16
(P+22)h = 12Ch	0007h	Synchronous mode read capability configuration 4	Cont.

# Table 43. Bank and Erase Block Region Information

Flash memory (top)		Flash memory (bottom)		Description
Offset	Data	Offset	Data	Description
(P+23)h = 12Dh	02h	(P+23)h = 12Dh	02h	Number of Bank Regions within the device

Note: 1. The variable P is a pointer which is defined at CFI offset 015h.

<sup>2.</sup> Bank Regions. There are two Bank Regions, see Tables 30, 31, 32, 33, 34, and 35 in APPENDIX A.

Table 44. Bank and Erase Block Region 1 Information

Flash memor	Flash memory (top)		oottom)	5
Offset	Data	Offset	Data	Description
(P+24)h = 12Eh	0Fh	(P+24)h = 12Eh	01h	Number of identical banks within Bank Region 1
(P+25)h = 12Fh	00h	(P+25)h = 12Fh	00h	
(P+26)h = 130h	11h	(P+26)h = 130h	11h	Number of program or erase operations allowed in Bank Region 1: Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+27)h = 131h	00h	(P+27)h = 131h	00h	Number of program or erase operations allowed in other banks while a bank in same region is programming Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+28)h = 132h	00h	(P+28)h = 132h	00h	Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+29)h = 133h	01h	(P+29)h = 133h	02h	Types of erase block regions in Bank Region 1 n = number of erase block regions with contiguous same-size erase blocks.  Symmetrically blocked banks have one blocking region <sup>(2)</sup> .
(P+2A)h = 134h	07h	(P+2A)h = 134h	03h	
(P+2B)h = 135h	00h	(P+2B)h = 135h	00h	Bank Region 1 Erase Block Type 1 Information Bits 0-15: n+1 = number of identical-sized erase blocks in each
(P+2C)h = 136h	00h	(P+2C)h = 136h	80h	bank Bits 16-31: n×256 = number of bytes in erase block region
(P+2D)h = 137h	02h	(P+2D)h = 137h	00h	Bits 10 31. HA230 - Humber of Bytes in clase block region
(P+2E)h = 138h	64h	(P+2E)h = 138h	64h	Bank Region 1 (Erase Block Type 1)
(P+2F)h = 139h	00h	(P+2F)h = 139h	00h	Minimum block erase cycles × 1000
(P+30)h = 13Ah	02h	(P+30)h = 13Ah	02h	Bank Region 1 (Erase Block Type 1): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved
(P+31)h = 13Bh	03h	(P+31)h = 13Bh	03h	Bank Region 1 (Erase Block Type 1): Page mode and Synchronous mode capabilities Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved
		(P+32)h = 13Ch	06h	Bank Region 1 Erase Block Type 2 Information
		(P+33)h = 13Dh	00h	Bits 0-15: n+1 = number of identical-sized erase blocks in each
		(P+34)h = 13Eh	00h	bank Bits 16-31: n×256 = number of bytes in erase block region
		(P+35)h = 13Fh	02h	Total 10-51. HX250 = Humber of bytes in erase block region
		(P+36)h = 140h	64h	Bank Region 1 (Erase Block Type 2)
		(P+37)h = 141h	00h	Minimum block erase cycles × 1000

Flash memory (top)		Flash memory (bottom)		Description
Offset	Data	Offset	Data	Description
		(P+38)h = 142h	02h	Bank Regions 1 (Erase Block Type 2): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved
		(P+39)h = 143h	03h	Bank Region 1 (Erase Block Type 2): Page mode and Synchronous mode capabilities Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved

Table 45. Bank and Erase Block Region 2 Information

Flash memory (top)		Flash memory (bottom)		Parastricture.
Offset	Data	Offset	Data	Description
(P+32)h = 13Ch	01h	(P+3A)h = 144h	0Fh	Number of identical banks within bank region 2
(P+33)h = 13Dh	00h	(P+3B)h = 145h	00h	Number of identical banks within bank region 2
(P+34)h = 13Eh	11h	(P+3C)h = 146h	11h	Number of program or erase operations allowed in Bank Region 2: Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+35)h = 13Fh	00h	(P+3D)h = 147h	00h	Number of program or erase operations allowed in other banks while a bank in this region is programming Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+36)h = 140h	00h	(P+3E)h = 148h	00h	Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+37)h = 141h	02h	(P+3F)h = 149h	01h	Types of erase block regions in Bank Region 2 n = number of erase block regions with contiguous same-size erase blocks.  Symmetrically blocked banks have one blocking region. (2)
(P+38)h = 142h	06h	(P+40)h = 14Ah	07h	
(P+39)h = 143h	00h	(P+41)h = 14Bh	00h	Bank Region 2 Erase Block Type 1 Information Bits 0-15: n+1 = number of identical-sized erase blocks in
(P+3A)h = 144h	00h	(P+42)h = 14Ch	00h	each bank Bits 16-31: n×256 = number of bytes in erase block region
(P+3B)h = 145h	02h	(P+43)h = 14Dh	02h	Bits 10 01. HAZSO = Harriser of Bytes in clase block region
(P+3C)h = 146h	64h	(P+44)h = 14Eh	64h	Bank Region 2 (Erase Block Type 1)
(P+3D)h = 147h	00h	(P+45)h = 14Fh	00h	Minimum block erase cycles × 1000
(P+3E)h = 148h	02h	(P+46)h = 150h	02h	Bank Region 2 (Erase Block Type 1): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved

Note: 1. The variable P is a pointer which is defined at CFI offset 015h.

2. Bank Regions. There are two Bank Regions, see Tables 30, 31, 32, 33, 34, and 35 in APPENDIX A.

# M58LR128GT, M58LR128GB


Flash memory (top)		Flash memory (bottom)		Description
Offset	Data	Offset	Data	Description
(P+3F)h = 149h	03h	(P+47)h = 151h	03h	Bank Region 2 (Erase Block Type 1):Page mode and Synchronous mode capabilities (defined in Table 42.) Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved
(P+40)h = 14Ah	03h			
(P+41)h = 14Bh	00h			Bank Region 2 Erase Block Type 2 Information Bits 0-15: n+1 = number of identical-sized erase blocks in
(P+42)h = 14Ch	80h			each bank Bits 16-31: n×256 = number of bytes in erase block region
(P+43)h = 14Dh	00h			Bits 10-51: 11x250 = Humber of bytes in erase block region
(P+44)h =14Eh	64h			Bank Region 2 (Erase Block Type 2)
(P+45)h = 14Fh	00h			Minimum block erase cycles × 1000
(P+46)h = 150h	02h			Bank Region 2 (Erase Block Type 2): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved
(P+47)h = 151h	03h			Bank Region 2 (Erase Block Type 2): Page mode and Synchronous mode capabilities (defined in Table 42.) Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved
(P+48)h = 152h		(P+48)h = 152h		Feature Space definitions
(P+49)h = 153h		(P+43)h = 153h		Reserved

Note: 1. The variable P is a pointer which is defined at CFI offset 015h.

2. Bank Regions. There are two Bank Regions, see Tables 30, 31, 32, 33, 34, and 35 in APPENDIX A.

# **APPENDIX C. FLOWCHARTS AND PSEUDO CODES**

Figure 20. Program Flowchart and Pseudo Code




Note: 1. Status check of SR1 (Protected Block), SR3 (V<sub>PP</sub> Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.

3. Any address within the bank can equally be used.


Figure 21. Buffer Program Flowchart and Pseudo Code



Note: 1. n + 1 is the number of data being programmed.


- 2. Next Program data is an element belonging to buffer\_Program[].data; Next Program address is an element belonging to buffer\_Program[].address
- 3. Routine for Error Check by reading SR3, SR4 and SR1.

Figure 22. Program Suspend & Resume Flowchart and Pseudo Code



Note: The Read Status Register command (Write 70h) can be issued just before or just after the Program Resume command.


Figure 23. Block Erase Flowchart and Pseudo Code



Note: 1. If an error is found, the Status Register must be cleared before further Program/Erase operations.


Any address within the bank can equally be used.

Figure 24. Erase Suspend & Resume Flowchart and Pseudo Code




Note: The Read Status Register command (Write 70h) can be issued just before or just after the Erase Resume command.

Figure 25. Locking Operations Flowchart and Pseudo Code



Note: 1. Any address within the bank can equally be used.

Figure 26. Protection Register Program Flowchart and Pseudo Code




Note: 1. Status check of SR1 (Protected Block), SR3 (V<sub>PP</sub> Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.

- 2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.
- 3. Any address within the bank can equally be used.

**\_\_\_\_\_** 

Figure 27. Buffer Enhanced Factory Program Flowchart and Pseudo Code



## **APPENDIX D. COMMAND INTERFACE STATE TABLES**

Table 46. Command Interface States - Modify Table, Next State

Current CI State						Co	mmand Input						
		Read Array <sup>(2)</sup> (FFh)	Program Setup (3,4) (10/40h)	Buffer Program (3,4) (E8h)	Block Erase, Setup (3,4) (20h)	BEFP Setup (80h)	Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm (3,4) (D0h)	Buffer Program, Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear status Register (5) (50h)	Read Electronic Signature, Read CFI Query (90h, 98h)		
Re	eady	Ready Program Setup Buffer Program Setup Setup BEFP Setup Ready											
Lock/C	R Setup		Rea	dy (Lock E	rror)		Ready (unlock block)		Ready (Lo	ock Error)			
ОТР	Setup						OTP Busy						
<u> </u>	Busy												
	Setup					P	rogram Busy		1				
Program	Busy				ram Busy			Program Suspend		Program Bu	ısy		
	Suspend		Pro	gram Susp			Program Busy	Program Suspend					
	Setup				Buffer Pro	gram Load	l 1 (give word cou	unt load (N-1)	);				
	Buffer Load 1	if N=0 go to Buffer Program Confirm. Else (N not =0) go to Buffer Program Load 2 (data load)								d)			
	Buffer	Buffer Program Confirm when count =0; Else Buffer Program Load 2											
Duffer	Load 2		(note: Buffer Program will fail at this point if any block address is different from the first address)										
Buffer Program	Confirm	Firm Ready (error) Buffer Program Busy							Ready (error)				
	Busy	Buffer Program Busy Program Buffer F Suspend						er Program Busy					
	Suspend	Buffer Program Suspend Buffer Program Busy Buffer Program Suspend							d				
	Setup	Ready (error) Erase Busy Ready (error)											
	Busy	Erase Busy Erase Suspend Erase Bus						sy					
Erase	Suspend	Erase Suspend	Program in Erase Suspend	Buffer Program Setup Suspend	Erase S	uspend	Erase Busy		Erase Suspend				
	Setup				F	Program B	usy in Erase Sus	pend					
Program in Erase Suspend	Busy		Pro	ogram Busy	/ in Erase \$	Suspend		Program Suspend in Erase Suspend	Program E	Busy in Era	se Suspend		
- asps.id	Suspend	Pı	rogram Sus	pend in Er	ase Suspe	nd	Program Busy in Erase Suspend	Program	Program Suspend in Erase Suspend				

		Command Input										
Current CI State		Read Array <sup>(2)</sup> (FFh)	Program Setup (3,4) (10/40h)	Buffer Program (3,4) (E8h)	Block Erase, Setup (3,4) (20h)	BEFP Setup (80h)	Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm (3,4) (D0h)	Buffer Program, Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear status Register (5) (50h)	Read Electronic Signature, Read CFI Query (90h, 98h)	
	Setup	Buffer Pro	gram Load	1 in Erase			count load (N-1) Buffer Program		Buffer Pro	gram confi	rm. Else (N	
	Buffer Load 1				Buffer Pro	gram Load	2 in Erase Susp	end (data load	d)			
	Buffer Load 2	Buffer P	Buffer Program Confirm in Erase Suspend when count =0; Else Buffer Program Load 2 in Erase Suspend (note: Buffer Program will fail at this point if any block address is different from the first address)								end (note:	
Buffer Program in Erase	Confirm	Ready (error)  Buffer Program Busy in Erase Suspend  Ready (error)										
Suspend	Busy		Buffer Program Busy in Erase Suspend  Buffer Program Suspend in Erase Suspend Suspend Suspend Suspend									
	Suspend	Buffer Program Suspend in Erase Suspend Busy in Erase Suspend Busy in Erase Suspend Suspend In Erase Suspend							e Suspend			
	CR Setup Suspend	Erase Suspend (Lock Error) Erase						Erase Suspend (Lock Error)				
Buffer	Setup		R	leady (erro	r)		BEFP Busy		Ready	(error)		
EFP	Busy		BEFP Busy <sup>(6)</sup>									

- Note: 1. CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller
  - At Power-Up, all banks are in Read Array mode. Issuing a Read Array command to a busy bank, results in undetermined data output.
  - put.
    3. The two cycle command should be issued to the same bank address.
  - 4. If the P/E.C. is active, both cycles are ignored.
  - 5. The Clear Status Register command clears the Status Register error bits except when the P/E.C. is busy or suspended.
  - 6. BEFP is allowed only when Status Register bit SR0 is set to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands are treated as data.

Table 47. Command Interface States - Modify Table, Next Output

	1				Co	mmand Inp	out			
Current CI State	Read Array (3) (FFh)	Program Setup (4,5) (10/40h)	Buffer Program (E8h)	Block Erase, Setup (4,5) (20h)	BEFP Setup (80h)	Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm (4,5) (D0h)	Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear status Register (50h)	Read Electronic signature, Read CFI Query (90h, 98h)
Program Setup		l .	1						l.	
Erase Setup										
OTP Setup										
Program in Erase Suspend										
BEFP Setup										
BEFP Busy										
Buffer Program Setup	1									
Buffer Program Load 1										
Buffer Program Load 2										
Buffer Program Confirm					0.					
Buffer Program Setup in					St	atus Registe	er			
Erase Suspend										
Buffer Program Load 1 in										
Erase Suspend										
Buffer Program Load 2 in Erase Suspend										
Buffer Program Confirm in										
Erase Suspend										
Lock/CR Setup										
Lock/CR Setup in Erase Suspend										
OTP Busy										Status Register
Ready										
Program Busy										
Erase Busy										
Buffer Program Busy	1									
Program/Erase Suspend	1									
Buffer Program Suspend	Array		Status R	eaister		Output Ur	nchanged	Status	Output	Electronic
Program Busy in Erase Suspend	ruiuy		Ciaido IV	-9i0(0)		Carpat Of	gou	Register	Unchanged	Signature/
Buffer Program Busy in Erase Suspend										5, ,
Program Suspend in Erase Suspend										
Buffer Program Suspend in Erase Suspend										

Note: 1. The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank output state.

- 4. The two cycle command should be issued to the same bank address.
- 5. If the P/E.C. is active, both cycles are ignored.

CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller.

<sup>3.</sup> At Power-Up, all banks are in Read Array mode. Issuing a Read Array command to a busy bank, results in undetermined data output.

Table 48. Command Interface States - Lock Table, Next State

					Commai	nd Input						
Current (	CI State	Lock/CR Setup <sup>(2)</sup> (60h)	OTP Setup (2) (C0h)	Block Lock Confirm (01h)	Block Lock-Down Confirm (2Fh)	Set CR Confirm (03h)	Block Address (WA0) <sup>(3)</sup> (XXXXh)	Illegal Command (5)	WSM Operation Completed			
Rea	dy	Lock/CR Setup	OTP Setup Ready									
Lock/CR	Setup	Ready (L	Lock error) Ready Ready (Lock error)									
ОТР	Setup	OTRICU										
OIF	Busy	OTP Busy										
	Setup				Program Busy				N/A			
Program	Busy				Program Busy				Ready			
	Suspend			Pi	ogram Susper	nd			N/A			
	Setup		Buffe	er Program Loa	ad 1 (give word	count load (N	N-1));		N/A			
	Buffer Load 1		Buffe	r Program Loa	d 2 <sup>(6)</sup>		Exit	see note (6)	N/A			
Buffer Program	Buffer Load 2	Buffer Progra		,	lse Buffer Prog ddress is differ	,		ogram will fail	N/A			
	Confirm Ready (error)								N/A			
	Busy	Buffer Program Busy										
	Suspend	Buffer Program Suspend										
	Setup	Ready (error)							N/A			
	Busy	Erase Busy										
Erase	Suspend	Lock/CR Setup in Erase Suspend  Erase Suspend						N/A				
	Setup	Program Busy in Erase Suspend							N/A			
Program in Erase Suspend	Busy	Program Busy in Erase Suspend							Erase Suspend			
Suspenu	Suspend		Program Suspend in Erase Suspend									
	Setup	Buffer Program Load 1 in Erase Suspend (give word count load (N-1))										
	Buffer Load 1	Buffer Program Load 2 in Erase Suspend <sup>(7)</sup> Exit see note <sup>(7)</sup>										
Buffer Program in Erase Suspend	Erase Load 2 Suspend (Note: Bullet 1 Togram will fall at this point if any block address is differ											
Juspenu	Confirm	Ready (error)										
	Busy	Buffer Program Busy in Erase Suspend										
	Suspend	Buffer Program Suspend in Erase Suspend										
Lock/CR in Erase S		Erase Susper	Erase Suspend (Lock error) Erase Suspend (Lock error)									
	Setup			•	Ready (error)				N/A			
BEFP	Busy	BEFP Busy (4)  BEFP Busy (4)  Exit BEFP Busy (4)						N/A				

Note: 1. CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller, WA0 = Address in a block different from first BEFP address.

2. If the P/E.C. is active, both cycles are ignored.

- 3. BEFP Exit when Block Address is different from first Block Address and data are FFFFh.
- 4. BEFP is allowed only when Status Register bit SR0 is set to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands are treated as data.
- 5. Illegal commands are those not defined in the command set.
- 6. if N=0 go to Buffer Program Confirm. Else  $(N \neq 0)$  go to Buffer Program Load 2 (data load).
- 7. if N=0 go to Buffer Program Confirm in Erase Suspend. Else (N ≠ 0) go to Buffer Program Load 2 in Erase Suspend.



Table 49. Command Interface States - Lock Table, Next Output

				Comma	nd Input			
Current CI State	Lock/CR Setup <sup>(3)</sup> (60h)	OTP Setup <sup>(3)</sup> (C0h)	Block Lock Confirm (01h)	Block Lock-Down Confirm (2Fh)	Set CR Confirm (03h)	BEFP Exit <sup>(4)</sup> (FFFFh)	Illegal Command (5)	WSM Operation Completed
Program Setup				•				
Erase Setup								
OTP Setup								
Program in Erase Suspend								
BEFP Setup								
BEFP Busy								
Buffer Program Setup								
Buffer Program Load 1								
Buffer Program Load 2				Status Registe	r			
Buffer Program Confirm				Status Register				
Buffer Program Setup in Erase Suspend								
Buffer Program Load 1 in Erase Suspend								
Buffer Program Load 2 in Erase Suspend								Outsut
Buffer Program Confirm in Erase Suspend								Output Unchanged
Lock/CR Setup								
Lock/CR Setup in Erase Suspend		Status	Register		Array	Status F	Register	
OTP Busy								
Ready								
Program Busy								
Erase Busy								
Buffer Program Busy								
Program/Erase Suspend								
Buffer Program Suspend	Status Register		Output Ur	nchanged		Array	Output Unchanged	
Program Busy in Erase Suspend	-							
Buffer Program in Erase Suspend Busy								
Program Suspend in Erase Suspend								
Buffer Program Suspend in Erase Suspend								

Note: 1. The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank's output state.

<sup>2.</sup> CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller, WA0 = Address in a block different from first BEFP address.

<sup>3.</sup> If the P/E.C. is active, both cycles are ignored.

<sup>4.</sup> BEFP Exit when Block Address is different from first Block Address and data are FFFFh.

<sup>5.</sup> Illegal commands are those not defined in the command set.

## **REVISION HISTORY**

**Table 50. Document Revision History** 

Date	Version	Revision Details
29-Apr-2004	0.1	First Issue.
19-Oct-2004	0.2	APPENDIX C. revised. Format of APPENDIX A. changed. AC Waveforms simplified. Lead-Free packages are compliant with the ST ECOPACK specification.
31-Jan-2005	0.3	VPP is 12V tolerant (VPP max modified in Table 18., Absolute Maximum Ratings). Bank size corrected and typical values for Bank Program modified in Table 17., Program/Erase Times and Endurance Cycles. IDD2, IDD3, IDD4 and IDD7 values modified in Table 21., DC Characteristics - Currents. Alt symbols for tAVEH and tAVWH removed from Table 26., Write AC Characteristics, Chip Enable Controlled and Table 25., Write AC Characteristics, Write Enable Controlled. APPENDIX A., BLOCK ADDRESS TABLES revised. Document Status promoted from Target Specification to Preliminary Data.
28-June-2005	0.4	Document status promoted from Preliminary Data to full Datasheet.  twhqv removed throughout document.  70ns speed class removed, maximum operating frequency decreased to 54MHz.  Wait at boundary and X-latency settings clarified.  Clarification of device behavior when block is protected for all Program commands in the COMMAND INTERFACE section.  Program, Erase and Dual Operation Maximum values changed in Table 21., DC Characteristics - Currents.  VLKO modified in Table 22., DC Characteristics - Voltages.  tGLTV modified in Figure 13., Single Synchronous Read AC Waveforms.  AC parameter values tEHQX, tEHQZ, tGHQX, tGHQZ and tGHTZ modified in Table 23., Asynchronous Read AC Characteristics.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. ECOPACK is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com