

The M5911 Series are monolithic pairs of JFETs mounted in a single TO-78 package. The M5911 features high speed amplification (slew rate), high gain (typically > 6 mS), and low gate leakage (typically < 1 pA). This performance makes these devices perfect for use as wideband differential amplifiers in demanding test and measurement applications. Finally, its TO-78 hermetically sealed package is available with military screening per MIL-S-19500. (See Section 1.)


For additional design information please see performance curves NNZ, which are located in Section 7.

PART NUMBER	$V_{(BR)GSS}$	g_{fs}	I_G	$V_{GS1} - V_{GS2}$
	MIN (V)	MIN (mS)	MAX (pA)	MAX (mV)
M5911	-25	5	-100	10
M5912	-25	5	-100	15


SIMILAR PRODUCTS

- SO-8, See SST5912
- Two-Chip, See 2N5911 Series
- Low Noise, See U401 Series
- Low Leakage, See U421 Series
- Chips, Order M591XCHP

TO-78



BOTTOM VIEW



- 1 SOURCE 1
- 2 DRAIN 1
- 3 GATE 1
- 4 CASE
- 5 SOURCE 2
- 6 DRAIN 2
- 7 GATE 2

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMIT	UNITS
Gate-Drain Voltage		V_{GD}	-25	V
Gate-Source Voltage		V_{GS}	-25	
Forward Gate Current		I_G	50	mA
Power Dissipation	Per Side	P_D	367	mW
	Total		500	
Power Derating	Per Side		3	mW/°C
	Total		4	
Operating Junction Temperature		T_J	-55 to 150	°C
Storage Temperature		T_{stg}	-65 to 200	
Lead Temperature (1/16" from case for 10 seconds)		T_L	300	

M5911 SERIES



ELECTRICAL CHARACTERISTICS ¹				LIMITS				
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ²	M5911		M5912		UNIT
				MIN	MAX	MIN	MAX	
STATIC								
Gate-Source Breakdown Voltage	$V_{(BR)GSS}$	$I_G = -1\mu A, V_{DS} = 0 V$	-35	-25		-25		V
Gate-Source Cutoff Voltage	$V_{GS(OFF)}$	$V_{DS} = 10 V, I_D = 1 nA$	-3.5	-1	-5	-1	-5	
Saturation Drain Current	I_{DSS}	$V_{DS} = 10 V, V_{GS} = 0 V$	15	7	40	7	40	mA
Gate Reverse Current	I_{GSS}	$V_{GS} = -15 V, V_{DS} = 0 V, T_A = 150^\circ C$	-1		-100		-100	pA
			-2		-250		-250	nA
Gate Operating Current	I_G	$V_{DG} = 10 V, I_D = 5 mA, T_A = 125^\circ C$	-1		-100		-100	pA
			-0.3		-100		-100	nA
Gate-Source Voltage	V_{GS}	$V_{DG} = 10 V, I_D = 5 mA$	-1.5	-0.3	-4	-0.3	-4	V
Gate-Source Forward Voltage	$V_{GS(F)}$	$I_G = 1 mA, V_{DS} = 0 V$	0.7					
DYNAMIC								
Common-Source Forward Transconductance	g_{fs}	$V_{DG} = 10 V, I_D = 5 mA, f = 1 kHz$	6	5	10	5	10	mS
Common-Source Output Conductance	g_{os}		20		100		100	μS
Common-Source Forward Transconductance	g_{fs}	$V_{DG} = 10 V, I_D = 5 mA, f = 100 MHz$	6	5	10	5	10	mS
Common-Source Output Conductance	g_{os}		30		150		150	μS
Common-Source Input Capacitance	C_{iss}	$V_{DG} = 10 V, I_D = 5 mA, f = 1 MHz$	3.5		5		5	pF
Common-Source Reverse Transfer Capacitance	C_{rss}		1		1.2		1.2	
Equivalent Input Noise Voltage	\bar{e}_n	$V_{DG} = 10 V, I_D = 5 mA, f = 10 kHz$	4		20		20	$\frac{nV}{\sqrt{Hz}}$
Noise Figure	NF	$V_{DG} = 10 V, I_D = 5 mA, f = 10 kHz, R_G = 100 k\Omega$	0.1		1		1	dB
MATCHING								
Differential Gate-Source Voltage	$ V_{GS1} - V_{GS2} $	$V_{DG} = 10 V, I_D = 5 mA$	7		10		15	mV
Gate-Source Voltage Differential Change with Temperature	$\frac{\Delta V_{GS1} - V_{GS2} }{\Delta T}$	$V_{DG} = 10 V, I_D = 5 mA$	$T = -55 \text{ to } 25^\circ C$		20		40	$\frac{\mu V}{^\circ C}$
			$T = 25 \text{ to } 125^\circ C$		20		40	
Saturation Drain Current Ratio	$\frac{I_{DSS1}}{I_{DSS2}}$	$V_{DS} = 10 V, V_{GS} = 0 V$	0.98	0.95	1	0.95	1	
Transconductance Ratio	$\frac{g_{fs1}}{g_{fs2}}$	$V_{DG} = 10 V, I_D = 5 mA, f = 1 kHz$	0.98	0.95	1	0.95	1	
Differential Gate Current	$ I_{G1} - I_{G2} $	$V_{DG} = 10 V, I_D = 5 mA, T_A = 125^\circ C$	0.005		20		20	nA
Common Mode Rejection Ratio	CMRR	$V_{DD} = 5 \text{ to } 10 V, I_D = 5 mA$	90					dB

- NOTES: 1. $T_A = 25^\circ C$ unless otherwise noted.
 2. For design aid only, not subject to production testing.
 3. Pulse test; PW = 300 μs , duty cycle $\leq 3\%$.