

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

#### DESCRIPTION

This is a family of 65 536-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicongate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell privide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the 18-pin chip carrier package configuration and an increase in system densities. The M5K4164AND operates on a 5V power supply using the on-chip substrate bias generator.

#### **FEATURES**


#### • Performance ranges

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5K4164AND-12	120	220	175
M5K4164AND-15	150	260	150

- Single 5V±10% supply
- Low standby power dissipation: 22mW (max)
- Low operating power dissipation:

M5K4164AND-12 275mW (max) M5K4164AND-15 250mW (max)


- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, RAS-only refresh, and page-mode capabilities



- All input terminals have low input capaciatance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 128 refresh cycles every 2ms (16K dynamic RAMs M5K4116P, S compatible)
- CAS controlled output allows hidden refresh
- Output data can be held infinitely by CAS

#### **APPLICATION**

Main memory unit for computers



#### **FUNCTION**

The M5K4164AND provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

	Inputs						Output		
Operation	RAS	CAS	w	D	Row address	Column address	Q	Refresh	Remarks
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Page mode
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	identical except
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	refresh is NO.
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open.

# SUMMARY OF OPERATIONS Addressing

To select one of the 65536 memory cells in the M5K4164AND the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse (CAS) latches the 8 column-address bits; next, the negative-going edge of the column-address-strobe pulse (CAS) latches the 8 column-address bits. Timing of the RAS and CAS clocks can be selected by either of the following two methods:

- The delay time from RAS to CAS t<sub>d (RAS-CAS)</sub> is set between the minimum and maximum values of the limits. In this case, the internal CAS control signals are inhibited almost until t<sub>d(RAS-CAS)</sub> max ('gated CAS' operation). The external CAS signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
- The delay time t<sub>d(RAS-CAS)</sub> is set larger than the maximum value of the limits. In this case the internal inhibition of CAS has already been released, so that the internal CAS control signals are controlled by the externally applied CAS, which also controls the access time.

#### Data Input

Data to be written into a selected cell is strobed by the later of the two negative transistons of  $\overline{W}$  input and  $\overline{CAS}$  input. Thus when the  $\overline{W}$  input makes its negative transition prior to  $\overline{CAS}$  input (early write), the data input is strobed by  $\overline{CAS}$ , and the negative transition of  $\overline{CAS}$  is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the  $\overline{W}$  input makes its negative transition after  $\overline{CAS}$ , the  $\overline{W}$  negative transition is set as the reference point for setup and hold times.

#### **Data Output Control**

The outut of the M5K4164AND is in the high-impedance state when  $\overline{\text{CAS}}$  is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until  $\overline{\text{CAS}}$  goes high, irrespective of the condition of  $\overline{\text{RAS}}$ .

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K416AND, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the  $\overline{\text{CAS}}$  pulse in a read cycle, offer capabilities for a number of applications, as follows.

#### 1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

#### 2 Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for  $\overline{RAS}$  and  $\overline{CAS}$ .



## 65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

#### 3. Two Methods of Chip Selection

Since the output is not latched,  $\overline{CAS}$  is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that  $\overline{CAS}$  and/or  $\overline{RAS}$  can both be decoded for chip selection.

#### 4. Extended-Page Boundary

By decoding  $\overline{CAS}$ , the page boundary can be extended beyond the 256 column locations in a single chip. In this case,  $\overline{RAS}$  must be applied to all devices.

#### **Page-Mode Operation**

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of  $\overline{RAS}$ , because once the row address has been strobed,  $\overline{RAS}$  is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

#### Refresh

Each of the 128 rows ( $A_0 \sim A_6$ ) of the M5K416AND must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5K4164AND are as follows.

#### 1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order (RAS) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "write-OR" outputs since output bus contention will occur.

#### 2. RAS Only Refresh

A RAS-only refresh cycle is the recommended technique for most applications to provide for data retention. A RAS-only refresh cycle maintains the output in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

#### 3. Hidden Refresh

A features of the M5K4164AND is that refresh cycles may be performed while maintaining valid data at the output pin by extending the CAS active time from a previous memory read cycle. This feature is refered to as hidden refresh.

Hidden refresh is performed by holding  $\overline{CAS}$  at  $V_{1L}$  and taking  $\overline{RAS}$  high and after a specified precharge period, executing a  $\overline{RAS}$ -only cycling, but with  $\overline{CAS}$  held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the  $\overline{\text{CAS}}$  asserted. In many applications this eliminates the need for off-chip latches.

#### **Power Dissipation**

Most of the circuitry in the M5K4164AND is dynamic, and most of the power is dissipated when addresses are strobed. Both  $\overline{RAS}$  and  $\overline{CAS}$  are decoded and applied to the M5K4164AND as chip-select in the memory system, but if  $\overline{RAS}$  is decoded, all unselected devices go into stand-by iindependent of the  $\overline{CAS}$  condition, minimizing system power dissipation.

#### **Power Supplies**

The M5K4164AND operates on a single 5V power supply. A wait of some  $500\mu s$  and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.



# 65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Paramater	Limits	Unit	
Vcc	Supply voltage		-1~7	V <sup>i</sup>
Vı	Input voltage	With respect to V <sub>SS</sub>	-1~7	V
Vo	Output voltage		-1~7	V
10	Output current		50	mA
Pd	Power dissipation	Ta = 25°C	1000	mW
Topr	Operating free-air temperature range	,	0~70	°C
Tstg	Storage temperature range		<b>−65 ~ 150</b>	°C

### RECOMMENDED OPERATING CONDITIONS (Ta = 0~70°C, unless otherwise noted) (Note 1)

Symbol			Limits				
	Parameter	Min	Nom	Max	Unit		
Vcc	Supply voltage	4.5	5	5.5	· V		
Vss	Supply voltage	0	0	0	٧		
ViH	High-level input voltage, all inputs	2.4		6.5	٧		
VIL	Low-level input voltage, all inputs	-2		0.8	V		

Note 1. All voltage values are with respect to V<sub>SS</sub>

#### **ELECTRICAL CHARACTERISTICS** (Ta = $0 \sim 70^{\circ}\text{C}$ , $V_{CC} = 5 \text{V} \pm 10\%$ , $V_{SS} = 0 \text{V}$ , unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions		Limits		
Symbol	Parameter		rest conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	High-level output voltage		I <sub>OH</sub> = -5mA	2.4		Vcc	٧
VoL	Low-level output voltage		I <sub>OL</sub> =,4.2 mA	0		0.4	٧ -
loz	Off-state output current		Q floating $0V \le V_{OUT} \le 5.5V$	- 10		10	μА
T <sub>1</sub>	Input current		$0V \le V_{IN} \le 6.5V$ , All other pins = $0V$	- 10		10	μА
1	Average supply current from V <sub>CC</sub> ,	M5K4164AND-12	RAS, CAS cycling			50	mA
CC1(AV)	operating (Note 3, 4)	M5K4164AND-15	$t_{CR} = t_{CW} = min \text{ output open}$			45	mA
I <sub>CC2</sub>	Supply current from V <sub>CC</sub> , standby		RAS = V <sub>IH</sub> output open		-	4	mA
Looptius	Average supply current from V <sub>CC</sub> ,	M5K4164AND-12	RAS cycling CAS = VIH			40	mĄ
ICC3(AV)	refreshing (Note 3)	M5K4164AND-15	t <sub>C(REF)</sub> = min, output open			35	mΑ
1	Average supply current from V <sub>CC</sub> ,	M5K4164AND-12	RAS = VIL, CAS cycling			40	mΑ
CC4(AV)	page mode (Note 3, 4)	M5K4164AND-15	t <sub>CPG</sub> = min, output open			35	mA
CI(A)	Input capacitance, address inputs					5	pF
C <sub>I (D)</sub>	Input capacitance, data input		$V_{l} = V_{SS}$			5	pF
C <sub>I(W)</sub>	Input capacitance, write control inpu	it	f=1MHz			7	pF
CI (RAS)	Input capacitance, RAS input		$V_1 = 25 \text{mVrms}$			10	pF
CI (CAS)	Input capacitance, CAS input					10	pF
Co	Output capacitance		$V_0 = V_{SS}$ , $f = 1MHz$ , $V_1 = 25mVrms$			7	pF

Note 2. Current flowing into an IC is positive, out is negative.

4. JCC1(AV) and ICC4(AV) are dependent on output loading. Specified values are obtained with the output open.

<sup>3.</sup> IOCT(AV), ICC3(AV), and I<sub>CC4(AV)</sub> are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

## TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

(  $Ta = 0 - 70^{\circ}C$  ,  $V_{CC} = 5V \pm 10\%$  ,  $V_{SS} = 0V$  , unless otherwise noted, See notes 5, 6 and 7)

				M5K416	4AND-12	M5K416	AND-15	
Symbol	Parameter		Alternative Symbol	Lir	nits	Lii	Unit	
			Symbol	Min	Max	Min	Max	
torf	Refresh cycle time		tREF		2		2	ms
tw(RASH)	RAS high pulse width		t <sub>RP</sub>	90		100		ns
tw(RASL)	RAS low pulse width		t RAS	120	10000	150	10000	ns
tw(CASL)	CAS low pulse width		tcas	60	∞	75	∞	ns
t w (CASH)	CAS high pulse width	(Note 8)	t <sub>CPN</sub>	30		35		ns
t <sub>h (RAS-CAS)</sub>	CAS hold time after RAS		t <sub>CSH</sub>	120		150		ns
t n (CAS-RAS)	RAS hold time after CAS		t <sub>RSH</sub>	60		75		ns
td (CAS-RAS)	Delay time, CAS to RAS	(Note 9)	t CRP	<b>— 20</b>		<b>– 20</b>		ns
td(RAS-CAS)	Delay time, RAS to CAS	(Note 10)	t <sub>RCD</sub>	25	60	30	75	ns
t su(RA-RAS)	Row address setup time before RAS		t ASR	0		0		ns
t su(CA-CAS)	Column address setup time before CAS		t ASC	0		0		ns
tn(RAS-RA)	Row address hold time after RAS		t <sub>RAH</sub>	15		20		ns
t n (CAS-CA)	Column address hold time after CAS		t <sub>CAH</sub>	20		25		ns
t h (RAS-CA)	Column address hold time after RAS		t AR	90		95		ns
t <sub>THL</sub>	Transition time		t <sub>T</sub>	3	35	3	50	ns
t <sub>TLH</sub>	Hansition time			,	33	3	30	,115

Note 5. An initial pause of 500µs is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.

6. The switching characteristics are defined as  $t_{THL} = t_{TLH} = 5 ns$ .

7. Reference levels of input signals are V<sub>IH min.</sub> and V<sub>IL max.</sub> Reference levels for transition time are also between V<sub>IH</sub> and V<sub>IL</sub>.

8. Except for page-mode.

9. td(CAS\_RAS) requirement is only applicable for RAS/CAS cycles preceded by a CAS only cycle (i.e., For systems where CAS has not been decoded with RAS\_J

10. Operation within the td (RAS-CAS) max limit insures that ta (RAS) max can be met. td (RAS-CAS) max is specified reference point only, if td (RAS-CAS) is greater than the specified td (RAS-CAS) max limit, then access time is controlled exclusively by ta(CAS) td (RAS-CAS)min = th (RAS-RA)min + 2t THL(t<sub>TLH</sub>) + t su(CA-CAS)min.

# SWITCHING CHARACTERISTICS (Ta = 0 $\sim$ 70°C , $\,V_{CC}=5V\pm10\%,\,\,V_{SS}=0V$ , unless otherwise noted) Read Cycle

			Alternative	M5K416	4AND-12	M5K4164AND-15		
Symbol	Parameter	Parameter		Limits		Limits		Unit
			Symbol	Min	Max	Min	Max	
t <sub>C</sub> R	Read cycle time		t <sub>RC</sub>	220		260		ns
tsu(R-CAS)	Read setup time before CAS		t RCS	0		0		ns
th (CAS-R)	Read hold time after CAS	(Note 11)	t <sub>RCH</sub>	0		0		ns
th(RAS-R)	Read hold time after RAS	(Note 11)	tarh	10		20		ns
tdis (CAS)	Output disable time	(Note 12)	toff	0	35	0	40	ns
ta (CAS)	CAS access time	(Note 13)	t <sub>CAC</sub>		60		75	ns
ta (RAS)	RAS access time	(Note 14)	t RAC		120		150	ns

Note 11. Either th (RAS-R) or th (CAS-R) must be satisfied for a read cycle.

Note 12. Idis (CAS) max defines the time at which the output achieves the open circuit condition and is not reference to V<sub>OH</sub> or V<sub>OL</sub>.

Note 13. This is the value when td (RAS-CAS)≥td (RAS-CAS)max. Test conditions; Load = 2T TL, C<sub>L</sub> = 100pF

Note 14. This is the value when td (RAS-CAS) < td (RAS-CAS) max, When td (RAS-CAS) ≥ td (RAS-CAS) max, ta (RAS) will increase by the amount that td (RAS-CAS) exceeds the value shown. Test conditions: Load = 2T TL, CL = 100pF

#### **Write Cycle**

		Alternative	M5K4164AND-12		M5K41	64AND-15	
Symbol	Parameter		Lir	nits	Limits		Unit
		Symbol	Min	Max	Min	Max	,
tow	Write cycle time	t <sub>RC</sub>	220		260		ns
tsu (w-CAS)	Write setup time before CAS (Note 17)	t wcs	5		5		ns
th (CAS-W)	Write hold time after CAS	t wch	40		45		ns
th (RAS-W)	Write hold time after RAS	t wcn	90		95		ns
th (W-RAS)	RAS hold time after write	t RWL	40		45		ns
th (w-CAS)	CAS hold time after write	t cwL	40		45		ns
tw <sub>(w)</sub>	Write pulse width	t we	40		45		ns
tsu (D-CAS)	Data-in setup time before CAS	t DS	0		0		ns
th (CAS-D)	Data-in hold time after $\overline{CAS}$	t <sub>DH</sub>	40		45		ns
th (RAS-D)	Data-in hold time after RAS	t <sub>DHR</sub>	90		95		ns

# 65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

#### Read-Write and Read-Modify-Write Cycles

			Alternative	M5K41	64AND-12	M5K41	64AND-15	
Symbol	Parameter		Symbol	Limits		Limits		Unit
			Symbol	Min	Max	Min	Max	1
tonw	Read-write cycle time	(Note 15)	t <sub>RWC</sub>	245		280		ns
tormw	Read-modify-write cycle time	(Note 16)	t <sub>RMWC</sub>	265		310		ns
th (W-RAS)	RAS hold time after write		t <sub>RWL</sub>	40		45		ns
th (w-CAS)	CAS hold time after write		t <sub>CWL</sub>	40		45		ns
tw(w)	Write pulse width		t wp	40		45		ns
tsu (R-CAS)	Read setup time before CAS		t RCS	0		0		ns
td (RAS-W)	Delay time, RAS to write	(Note 17)	t <sub>RWD</sub>	100		120		ns
td (CAS-W)	Delay time, CAS to write	(Note 17)	t <sub>CWD</sub>	40		60		ns
tsu(D-w)	Data-in setup time before write		t <sub>DS</sub>	0		0		ns
th (w-D)	Data-in hold time after write	,	t <sub>DH</sub>	40		45		ns
tdis (CAS)	Output disable time		toff	0	35	0	40	ns
ta (CAS)	CAS access time	(Note 13)	t CAC		60		75	ns
ta (RAS)	RAS access time	(Note 14)	t RAC		120		150	ns

Note 15.  $t_{CRW}$  min is defined as  $t_{CRW}$  min =  $t_{CRW}$ 

- 16.  $t_{CRMW}$  min is defined as  $t_{CRMW}$  min =  $t_{CRMW}$  min =  $t_{CRMW}$  min =  $t_{CRMW}$  min is defined as  $t_{CRMW}$  min =  $t_{CRMW}$  min is defined as  $t_{CRMW}$  min =  $t_{CRMW}$  min is defined as  $t_{CRMW}$  min =  $t_{CRMW}$  min =  $t_{CRMW}$  min is defined as  $t_{CRMW}$  min =  $t_{CRMW}$
- 17.  $tsu_{(W-CAS)}$ ,  $td_{(RAS-W)}$ , and  $td_{(CAS-W)}$  do not define the limits of operation, but are included as electrical characteristics only.


When tsu (w-CAS)≥tsu (w-CAS)min, an early-write cycle is performed, and the data output keeps the high-impedance state.

When td (RAS-w)≥td (RAS-w)min, and td (CAS-w)≥tsu (w-CAS)min, a read-write cycle is performed, and the data of the selected address will be read out

For all conditions other than those described above, the condition of data output (at access time and until CAS goes back to VIH) is not defined.

# Page-Mode Cycle

Symbol		Alternative	M5K416	4AND-12	M5K4164AND-15		
	Parameter	Symbol	Limits ,		Limits		Unit
		Symbol	Min	Max	Min	Max	
to PGR	Page-Mode read cycle time	t PC	140		145		ns
t <sub>c PGW</sub>	Page-Mode write cycle time	t <sub>PC</sub>	140		145		ns
t <sub>c PGRW</sub>	Page-Mode read-write cycle time	_	150		180		ns
topgrmw	Page-Mode read-modify-write cycle time	_	170		195		ns
tw(CASH)	CAS high pulse width	t <sub>CP</sub>	55	/	60		ns





-HIGH IMPEDANCE STATE-

DATA VALID

-th(RAS-D)-


D

Q


V<sub>OH</sub> -

VOL -

#### Read-Write and Read-Modify-Write Cycles



#### RAS-Only Refresh Cycle (Note 19)





Note 18


Indicates the don't care input

Note 19  $\overline{CAS} = V_{IH}$ ,  $\overline{W}$ , A<sub>7</sub>, D = don't care.


The center-line indicates the high-impedance state



#### Page-Mode Read Cycle



## Page-Mode Write Cycle



# 65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

#### **Hidden Refresh Cycle**

