MITSUBISHI LSIs



PROGRAMMABLE DMA CONTROLLER

DESCRIPTION

The M5L8257P-5 is a programmable, 4-channel direct memory access (DMA) controller. It is produced using the Nchannel silicon-gate ED-MOS process and is specifically designed to simplify data transfer at high speeds for microcomputer systems.

The LSI operates on a single 5V power supply.

FEATURES

- Single 5V supply voltage
- Single TTL compatible
- Priority DMA request logic
- Channel-masking function
- Terminal count and Modulo 128 outputs
- 4-channel DMA controller
- Compatible with MELPS85 devices

APPLICATION

DMA control of peripheral equipment such as floppy disks and CRT terminals that require high-speed data transfer.

FUNCTION

The M5L8257P-5 controller is used in combination with the M5L8212P 8-bit input/output port in 8-bit microcomputer systems. It consists of a channel section to acknowledge DMA requests, control logic to exchange commands and data with the CPU, read/write logic, and registers to hold transfer addresses and count the number of bytes to be transferred. When a DMA request is made to an unmasked channel from the peripherals after setting of the transfer mode, transferstart address and the number of transferred bytes for the registers, the M5L8257P-5 issues a priority request for the use of the bus to the CPU. On receiving an HLDA signal



from the CPU, it sends a DMA acknowledge signal to the channel with the highest priority, starting DMA operation. During DMA operation, the contents of the high-order 8 bits of the transfer memory address are transmitted to the M5L8212P address-latch device through pins $D_0 \sim D_7$. The contents of the low-order 8 bits are transmitted through pins $A_0 \sim A_7$. After address transmission, DMA transfer can be started by dispatching read and write signals to the memories and peripherals.





PROGRAMMABLE DMA CONTROLLER

OPERATION

I/O Read Input/Output (I/OR)

When the M5L8257P-5 is in slave-mode operation, this threestate, bidirectional pin serves for inputting and reads the upper/lower bytes of the 8-bit status register or 16-bit DMA address register and the high/low order bytes of the terminal counter.

In the master mode, the pin gives control output and is used to obtain data from a peripheral equipment during the DMA write cycle.

I/O Write Input/Output (I/OW)

This pin is also of the three-state bidirectional type. When the M5L8257P-5 is in slave-mode operation, it serves for inputting and loads the contents of the data bus on the upper/ lower bytes of the 8-bit status register or 16-bit DMA address register and the upper/lower bytes of the terminal counter.

Memory Read Output (MEMR)

This active-low three-state output is used to read data from the addressed memory location during DMA read cycles.

Memory Write Output (MEMW)

This active-low three-state output is used to write data into the addressed memory location during DMA write cycles.

Mark Output (MARK)

This signal notifies that the DMA transfer cycle for each channel is the 128th cycle since the previous MARK output.

Ready Input (READY)

This asynchronous input is used to extend the memory read and write cycles in the M5L8257P-5 with wait states if the selected memory requires longer cycles.

Hold Acknowledge Input (HLDA)

This input from the CPU indicates that the system bus is controlled by the M5L8257P-5.

Address Strobe Output (ADSTB)

This output strobes the most significant byte of the memory address into the M5L8212P 8-bit input/output port through the data bus.

Address Enable Output (AEN)

This signal is used to disable the system data bus and system control bus by means of the bus enable pin on the M5L8228P system controller. It may also be used to inhibit non-DMA devices from responding during DMA cycles.

Hold Request Output (HRQ)

This output requests control of the system bus. HRQ will normally be applied to the HOLD input on the CPU.

Chip-Select Input (CS)

This pin is active on a low-level. It enable the IORD and IOWR signals output from the CPU, when the M5L8257P-5 is in slave-mode operation.

In the master mode, it is disabled to prevent the chip from selecting itself while performing the DMA function.

Clock Input (CLK)

This pin generates internal timing for the M5L8257P-5 and is connected to the $\phi_{2(TTL)}$ output of the M5L8224P-5 clock generator.

Reset Input (RESET)

This asynchronous input clears all registers and control lines inside the M5L8257P-5.

DMA Acknowledge Outputs (DACK0~DACK3)

These active-low outputs indicate that the peripheral equipment connected to the channel in question can execute the DMA cycle.

DMA Request Inputs (DRQ0~DRQ3)

These independent, asynchronous channel-request inputs are used to secure use of the DMA cycle for the peripherals. **Data-Bus Buffer**

Data-bus buller

This three-state, bidirectional, 8-bit buffer interfaces the M5L8257P-5 to the CPU for data transfer. During a DMA cycle the upper 8 bits of the DMA address are output to the M5L8212P latch device through this buffer.

Address Inputs/Outputs (A₀~A₃)

The four bits of these input/output pins are bidirectional. When the M5L8257P-5 is in slave-mode operation, serve to input and address the internal registers. In the case of master operation, they output the low-order 4 bits of the 16-bit memory address.

Terminal Count Output (TC)

This output signal notifies that the present DMA cycle is the last cycle for this data block.

Address Inputs/Outputs (A₄~A₇)

These four address lines are three-state outputs which constitute bits 4 through 7 of the memory address generated by the M5L8257P-5 during all DMA cycles.



Register Initialization MODESET: Two 16-bit registers are provided for each of the 4 channels. MVI A, ADDL DMA_Address_register OUT_00++...

| | | -gio | | | | | | | | | | |
|-----------|-------------|-------------|----------------|----------------|------------|----------------|----------------|-----|----------------|----------------|----------------|----------------|
| 15 | | | | | | | | | | | | 0 |
| A15 A14 A | A13 A12 A11 | A 10 | A ₉ | A ₈ | A 7 | A ₆ | A ₅ | A4 | A ₃ | A ₂ | A ₁ | Á ₀ |
| | DMA | TRAN | ISFE | RS | TAR | ГING | AD | DRE | SS | | | |
| Termina | count | regi | ste | r | | | | | | | | |
| 15 1413 | 3 | | | | | | | | | | | 0 |
| | | - | - | - | | ~ | - | - | - | - | - | |

| Rd | Wr | C ₁₃ | C ₁₂ | C ₁₁ | C ₁₀ | C9 | C ₈ | C7 | C ₆ | C ₅ | C4 | C₃ | C ₂ | C1 | C ₀ |
|--|----|-----------------|-----------------|------------------------|-----------------|----|----------------|----|----------------|----------------|----|----|----------------|----|----------------|
| DMA MODE NUMBER OF TRANSFERRED BYTES-1 | | | | | | | | | | | | | | | |

The DMA transfer starting address, number of transferred bytes, and DMA mode are written for each channel in 2 steps using the 8-bit data bus. The lower-order and upperorder bytes are automatically indicated by the firstlast flipflop for the writing and reading in 2 continuous steps.

The DMA mode (read, write, or verify) is indicated by the upper 2 bits of the terminal count register. The read mode refers to the operation of peripheral devices reading data out of memory. The write mode refers to data from peripheral devices being written into memory. The verify mode sends neither the read nor the write signals and performs a date check at the peripheral device.

In addition to the above-mentioned registers, there is a mode set register and a status register.

Mode set register (write only)

| 7 | | | | | | | 0 |
|----|-----|----|------|-----|-----|-----|-----|
| AL | TCS | EW | RP . | EN3 | EN2 | EN1 | EN0 |

ADDED FUNCTION SETTING BITS CHANNEL ENABLE BITS

Status Register (read only)

| 7 | | | | | | - 0 |
|-----|---|----|-----|-----|-----|-----|
| 0 0 | 0 | UP | тС3 | TC2 | TC1 | тс0 |

The upper-order 4-bits of the mode set register are used to select the added function, as described in Table 1. The lower-order 4-bits are mask kits for each channel. When set to 1, DMA requests are allowed. When the reset signal is input, all bits of the mode set and status registers are reset and DMA is inhibited for all channels. Therefore, to execute DMA operations, registers must first be initialized. An example of such an initialization is shown below.

| MVI | A, ADDI | - |
|-----|---------------|--------------------------------------|
| OUT | 00 # : | Channel 0 lower-order address |
| MVI | A, ADDł | 1 |
| OUT | 00 # : | Channel 0 upper-order address |
| MVI | A, TCL | |
| OUT | 01 # : | Channel 0 terminal count lower-order |
| OUT | 01 # : | Channel 0 terminal count upper-order |
| MVI | A, XX | |
| OUT | 08 # : | Mode set resister |
| | | |

PROGRAMMABLE DMA CONTROLLER

As can be seen from the above example, until the contents of the address register and terminal count register become valid, the enable bit of the mode set register must not be set. This prevents memory contents from being destroyed by improper DRQ signals from peripheral devices.

DMA Operation Description

When a DMA request signal is received at the DRQ pin from a peripheral device after register initialization for a channel that is not masked, the M5L8257P-5 outputs a hold request signal to the CPU to begin DMA operation (S_1) .

The CPU, upon receipt of the HRQ signal, outputs the HLDA signal which reserves capture of the bus after it has executed the present instruction to place this system in the hold state.

When the M5L8257P receives the HLDA signal, an internal priority determining circuit selects the channel with the highest priority for the beginning of data transfer (S_0).

Upon the next S₁ state, the address signal is sent. The lower-order 8-bits and upper-order 8-bits are sent by means of the $A_0 \sim A_7$ and $D_0 \sim D_7$ pins respectively, latched into the M5L8212P and output at pins $A_8 \sim A_{15}$. Simultaneous with this, the AEN signal is output to prohibit the selection of a device not capable of DMA.

In the S_2 state, the read, extended write, and DACK signals are output and data transferred from memory or a peripheral device appears on the data bus.

In the S₃ state, the write signal required to write data from the bus is output. At this time if the remaining number of bytes to be transferred from the presently selected channel has reached 0, the terminal count (TC) signal is output. Simultaneously with this, after each 128-byte data transfer a mark signal is output as required. In addition, in this state the READY pin is sampled and, if low, the wait state (S_w) is entered. This is used to perform DMA with slow access memory devices. In the verify mode, READY input is ignored.



PROGRAMMABLE DMA CONTROLLER

In the S₄ state, the DRQ and HLDA pins are sampled at the end of a transferred byte as the address signal, control signals, and \overline{DACK} signal are held to determine if transfer will continue.

As described above, transfer of 1 byte requires a minimum of 4 states for execution. For example, if a 2MHz clock input is used, the maximum transfer rate is 500k byte/s.



Fig. 1 DMA Operation state transition diagram

Memory Mapped I/O

When using memory mapped I/O, it is neccessary to change the connections for the control signals.



Fig. 2 Memory mapped I/O

Also, the read mode and write mode specifications for setting the mode of the terminal count are reversed.



PROGRAMMABLE DMA CONTROLLER





PROGRAMMABLE DMA CONTROLLER

REGISTER ADDRESS

| | Addres | s input | | E.4 | Desider |
|----------------|-----------------------|---------|----------------|-----|-------------------------------------|
| A ₃ | A ₂ | A1 | A ₀ | F/L | Register |
| 0 | 0 | 0 | 0 | 0 | channel 0 DMA address Low-order |
| 0 | 0 | 0 | 0 | 1 | channel 0 DMA address High-order |
| 0 | 0 | 0 | 1 | 0 | channel 0 terminal count Low-order |
| 0 | 0 | 0 | 1 | 1 | channel 0 terminal count High-order |
| 0 | 0 | 1 | 0 | 0 | channel 1 DMA address Low-order |
| 0 | 0 | 1 | 0 | 1 | channel 1 DMA address High-order |
| 0 | 0 | 1 | 1 | 0 | channel 1 terminal count Low-order |
| 0 | . 0 | 1 · | 1 | 1 | channel 1 terminal count High-order |
| 0 | 1 | 0 | 0 | 0 | channel 2 DMA address Low-order |
| 0 | 1 | 0 | 0 | 1 | channel 2 DMA address High-order |
| 0 | 1 | 0 | 1 | 0 | channel 2 terminal count Low-order |
| 0 | 1 | 0 | 1 | 1 | channel 2 terminal count High-order |
| 0 | 1 | 1 | 0 | 0 | channel 3 DMA address Low-order |
| 0 | 1 | 1 | 0 | 1 | channel 3 DMA address High-order |
| 0 | 1 | 1 | 1 | 0 | channel 3 terminal count Low-order |
| 0 | 1 | 1 | 1 | 1 | channel 3 terminal count High-order |
| 1 | 0 | 0 | 0 | 0 | Mode Setting (for Write Only) |
| 1 | 0 | 0 | 0 | 0 | Status (for Read Only) |

F/L : First/last flip-flop. This is toggled when program and register-read operations for each channel are finished, and specifies whether the next program or read operation is to be for the upper bytes or the lower bytes. This means that write and read operations for each register must be carried out for a set of lower and higher bytes.



PROGRAMMABLE DMA CONTROLLER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
|-----------------|--------------------------------------|---------------------|---------|------|
| V _{cc} | Power-supply voltage | | -0.5~7 | V |
| V ₁ | Input voltage | With respect to GND | -0.5~7 | v |
| Vo | Output voltage | | -0.5~7 | V |
| Pd | Power dissipation (max.) | T _a =25℃ | 1000 | mW |
| Topr | Operating free-air temperature range | | -20~75 | °C |
| Tstg | Storage temperature range | | -65~150 | °C |

RECOMMENDED OPERATING CONDITIONS ($T_a = -20 \sim 75$ °C, unless otherwise noted)

| Symbol | Descent etc. | | | 11 | |
|-----------------|----------------------------|------|-----|---------------|------|
| | Parameter | Min | Nom | Max | Unit |
| Vcc | Power-supply voltage | 4.75 | 5 | 5.25 | v |
| Vss | Power-supply voltage (GND) | | 0 | | V |
| V _{1H} | High-level input voltage | 2 | | V_{cc} +0.5 | V |
| VIL | Low-level input voltage | -0.5 | | 0.8 | V |

ELECTRICAL CHARACTERISTICS (Ta=-20~75°C, V_{CC}= 5 V \pm 5 %, unless otherwise noted)

| Symbol | Symbol Parameter Test con | Test conditions | | 1 Init | | |
|------------------|--|--|-----|--------|------|------|
| Symbol | Parameter | Test conditions | Min | Тур | Max | Onit |
| VOL | Low-level output voltage | I _{OL} =1.6mA | | | 0.45 | V |
| V _{OH1} | High-level output voltage for AB, DB and AEN | I _{OH} =-150µА | 2.4 | | Vcc | V |
| V _{OH2} | High-level output voltage for HRQ | I _{OH} =-80µА | | | Vcc | V |
| V _{OH3} | High-level output voltage for others | | | | Vcc | V |
| Icc | Power-supply current from V _{CC} | | | | 120 | mA |
| - I ₁ | Input current | $V_1 = V_{CC} \sim 0V$ | -10 | | 10 | μA |
| loz | Off-state output current | V ₁ =V _{CC} ~0V | -10 | | 10 | μA |
| Cı | Input capacitance | $T_a=25^{\circ}C$, $V_{CC}=V_{SS}=0V$ | | | 10 | pF |
| C _{I/O} | Input/output terminal capacitance | to 0V, f _C =1MHz | | | 20 | pF |

$\textbf{TIMING REQUIREMENTS} \quad (\textbf{T}_a = -20 \sim 75^{\circ}\text{C}, \ \textbf{V}_{cc} = 5 \ \textbf{V} \pm 5 \ \textbf{\%}, \ \textbf{V}_{SS} = 0 \ \textbf{V}, \ \textbf{V}_{H} = \textbf{V}_{OH} = 2 \ \textbf{V}, \ \textbf{V}_{IL} = \textbf{V}_{OL} = 0. \ \textbf{8V}, \ \textbf{unless otherwise noted})$

| Symbol | Baramatar | Alternative | Toot conditions | | Unit | | |
|---|---|-------------------|-----------------|------|------|----------------------|--------------------|
| Symbol | Farameter | symbol | Test conditions | Min | Тур | Max | Omit |
| tw(R) | Read pulse width | T _{RR} | | 250 | | | ns |
| t _{su} (A-R) t _{su} (CS-R) | Address or \overline{CS} setup time before read | T _{AR} | | 0 | | | ns |
| $t_{h(R-A)} t_{h(R-CS)}$ | Address or \overline{CS} hold time after read | T _{RA} | | 0 | | | ns |
| tsu(R-DQ) | Date setup time before read | T _{RD} | | 0 | | 200 | ns |
| th(R-DQ) | Data hold time after read | T _{DF} | | 20 | | 100 | ns |
| tw(w) | White pulse width | Tww | | 200 | | | ns |
| t _{su(A-w)} | Address setup time before write | TAW | | 20 | | | ns |
| th(w-A) | Address hold time after write | TWA | | 0 | | | ns |
| tsu(DQ-W) | Data setup time before write | T _{DW} | C -150pE | 200 | | | ns |
| th(w-DQ) | Data hold time after write | Twp | CL-130pr | 0 | | | ns |
| t _{W(RST)} | Reset pulse width | T _{RSTW} | | 300 | | | ns |
| tsu(vcc-RST) | Supply voltage setup time before reset | TRSTD | | 500 | | | μs |
| tr | Input signal rise time | Τr | | | | 20 | ns |
| tf | Input signal fall time | ,⊤f | | | | 20 | ns |
| t _{su(RST-w)} | Reset setup time before write | TRSTS |] | 2 | | | t _C (∳) |
| t _C (∮) | Clock cycle time | T _{CY} | · . | 0.32 | | 4 | μs |
| t _{w(∳)} | Clock pulse width | Тe | | 80 | | 0.8t _{C(∮)} | ns |
| t _{SU(DRQ} -∮) | DRQ setup time before clock | Tas | | 70 | | | ns |
| th(HLDA-DRQ) | DRQ hold time after HLDA | Т _{QH} | | 0 | | | ns |
| t _{SU} (HLDA−∮) | HLDA setup time before clock | T _{HS} | · · · · | 100 | 1 | | ns |
| tsu(RDY-#) | Ready setup time before clock | T _{RS} | | 30 | | | ns |
| th(+-RDY) | Ready hold time after clock | T _{RH} | | 20 | | | ns |

Note 1 : Measurement conditions: M5L8257P CL=100pF, M5L8257P-5 CL=150pF



PROGRAMMABLE DMA CONTROLLER

| | | Alternative | | | Limits | | |
|--|---|-------------------|-----------------|--|--------|-----|-------|
| Symbol | Parameter | symbol | Test conditions | Min | Тур | Мах | Unit |
| t _{PLH} (∮нRQ) t _{PHL} (∮нRQ) | Propagation time from clock to HRQ (Note3) | T _{DQ} | | | | 160 | ns |
| t _{PLH} (¢-HRQ) t _{PHL} (¢-HRQ) | Propagation time from clock to HRQ (Note5) | T _{DQI} | | | | 250 | ns |
| t _{PLH} (∳−AEN) | Propagation time from clock to AEN (Note3) | TAEL | | | | 300 | ns |
| t _{PHL} (¢-AEN) | Propagation time from clock to AEN (Note3) | TAET | | | | 200 | ns |
| t _{PZV(AEN-A)} | Propagation time from AEN to address active (Note6) | TAEA | | 20 | | | ns |
| t _{PZV} (\$ -A) | Propagation time from clock to address active (Note4) | T _{FAAB} | | | | 250 | ns |
| t _{PVZ} (∮−A) | Propagation time from clock to address floating (Note4) | T _{AFAB} | | | | 150 | ns |
| t _{PLH(Ø -A)} | Address setup time after clock (Note4) | T _{ASM} | | | | 250 | ns |
| th(= -A) | Address hold time after clock (Note4) | Тан | | t _{PLH(∲} - _{A)} -50 | | | ns |
| th(R-A) | Address hold time after read (Note6) | T _{AHR} | | 60 | | | ns |
| th(w-A) | Address hold time after write (Note6) | TAHW | | 300 | | | ns |
| t _{PZV} (∮−DQ) | Propagation time from clock to data active | T _{FADB} | | | | 300 | ns |
| t _{PVZ} (≠−DQ) | Propagation time from clock to data floating (Note4) | T _{afdb} | | t _{рнL(\$} _{ASTB})+20 | | 170 | ns |
| tphl(A-ASTB) | Propagation time from address to address strobe (Note4) | TASS | | 100 | | | ns |
| th(ASTB-A) | Propagation time from address strobe to address hold (Note6) | TAHS | | 50 | | | ns |
| t _{PLH} (#-ASTB) | Propagation time from clock to address strobe (Note3) | TSTL | | | | 200 | ns |
| tphl(= ASTB) | Propagation time from clock to address strobe (Note3) | T _{STT} | | | × | 140 | ns |
| tw(ASTB) | Address strobe pulse width (Note6) | T _{sw} | | t _{c(≠)} 100 | | | ns |
| t _{PHL(AS-R)} t _{PHL(AS-WE)} | Propagation time from address strobe to read or extended write (Note6) | T _{ASC} | | 70 | | | ns |
| th(DQ-R) th(DQ-WE) | Read or extended write hold time after data (Note6) | T _{DBC} | | 20 | | | ns |
| t _{plh(∮−dack)} t _{phl(∮−tc/mark)} t _{plh(∮−tc/mark)} | Propagation time from clock to DACK or TC/MARK (Note3, 7) | Т _{ак} | | | | 250 | ns |
| t _{PHL} (\$ -B) t _{PHL} (\$ -W) t _{PHL} (\$ -WE) | Propagation time from clock to read, write or extended write (Note4, 8) | T _{DCL} | | | | 200 | ns |
| t _{PLH} (≠ -R) t _{PLH} (≠ -W) | Propagation time from clock to read or write (Notes4, 9) | T _{DCT} | | | | 200 | ns |
| $t_{PZV}(\phi - R)$ $t_{PZV}(\phi - W)$ | Propagation time from clock to read active or write active (Note4) | T _{FAC} | | | | 300 | ns |
| $ t_{PVZ}(\phi - R) \\ t_{PVZ}(\phi - W) $ | Propagation time from clock to read floating or write floating (Note4) | | | | | 150 | ns |
| t _{W(R)} | Read pulse width (Note6) | T _{RAM} | | $2t_{C(\phi)} + t_{W(\phi)} - 50$ | | | ns ns |
| t _{w(w)} | Write pulse width (Note6) | Т | | t _{C(∮)} -50 | | | ns |
| t _{w(wE)} | Extended write pulse width | T _{WWME} | | 2t _{C(∮)} —50 | | | ns |

SWITCHING CHARACTERISTICS (Ta= $-20 \sim 75^{\circ}$ C, V_{CC}= $5V \pm 5\%$, V_{SS}=0V, V_{OH}=2V, V_{OL}=0.8V, unless otherwise noted) (Note2)



MITSUBISHI LSIs

M5L8257P-5

PROGRAMMABLE DMA CONTROLLER

TIMING DIAGRAMS













MITSUBISHI LSIs

M5L8257P-5

PROGRAMMABLE DMA CONTROLLER



Note 1:

The center line indicates a floating (high-impedance) state.

