**MITSUBISHI LSIs** 



#### BUS CONTROLLER FOR 8086/8088/8089 PROCESSORS

### DESCRIPTION

The M5L8288S is a semiconductor integrated circuit consisting of a bus controller and bus driver for the 8086 and 8088, 16-bit microprocessors. By using the status signals from the CPU a Multibus (Intel trademark) control signal is generated.

## FEATURES

- High-fanout outputs Command output  $I_{OL}$ =32mA,  $I_{OH}$ =-5mA Control output  $I_{OL}$ =16mA,  $I_{OH}$ =-1mA
- Advanced command outputs (AIOWC and AMWC outputs)
- Low power dissipation

#### APPLICATION

Bus controller and bus driver for maximum mode operation of the 8086 and 8088

### **FUNCTION**

The M5L8288S is a bus controller and driver for maximum mode operation of the 8086 and 8088 processors.

The command signals and control signals are decoded by means of the  $\overline{S_0} \sim \overline{S_2}$  outputs from the CPU and the control signals for I/O devices and memory are output.

The device can be used in the Multimaster mode in which several CPUs acting as masters are connected to one data bus. An input pin for the control signal AEN from an 8289 bus arbiter is provided.

By using the M5L8288S as a bus controller, a highperformance 16-bit microcomputer system can be configured.







## BUS CONTROLLER FOR 8086/8088/8089 PROCESSORS

# **PIN DESCRIPTIONS**

Pin	Name	Input of output	Functions
$\overline{S_0}, \overline{S_1}, \overline{S_2}$	Status input	Input	These are connected to the CPU status output $\overline{s_0} \sim \overline{s_2}$ . The M5L8288S uses these signals to generate the proper timing command signals and control signals. All pins are provided with internal pull-up resistors.
CLK	Clock input	Input	Used to connect the clock generator M5L8284AP clock output CLK. All outputs of the M5L8288S change in synchronization with the clock input.
ALE	Address latch enable output	Output	<ul> <li>Provides the strobe signal output for the address latches.</li> <li>This pin is connected to the STB pin of the M5L8282P or M5L8283P and used to latch the address from the CPU. When using any other address latch, the following conditions must be satisfied.</li> <li>The enable input must be active high.</li> <li>Data reading is always performed while the enable input is high.</li> <li>The latching operation is performed as the enable input goes from high to low.</li> </ul>
DEN	Data enable	Output	Provides the data enable signal for the local bus or a data transceiver on the system bus. Operates in active high mode.
DT/R	Data transmit/receive control output	Output	Controls the flow of data between CPU and memory or peripheral I/O devices. When this pin is high, the CPU can write data to the peripheral devices. When it is low, it can read data from the peripheral devices. It is connected to the transmit input T of the M5L8286P or M5L8287P bus transceivers.
AEN	Address enable input	Input	When the IOB input is low and the $\overline{\text{AEN}}$ input is set to high, all command outputs are put in the high-impedance state. When the IOB input is high, there is no effect on the IORC, $\overline{\text{IOWC}}$ , $\overline{\text{AIOWC}}$ , and $\overline{\text{INTA}}$ outputs, the command output other than these four going into the high-impedance state. None of the command outputs will go low until at least 115ns after $\overline{\text{AEN}}$ transits from high to low.
CEN	Command enable input	Input	When this pin is set to low, all command outputs and DEN are prohibited by the $\overline{\text{PDEN}}$ control output (not high-impedance state). When set to high, the above outputs are enabled.
ЮВ	Input/output bus mode input	Input	When this pin is set to high, the M5L8288S functions in the I/O bus mode, and when set to low it functions in the system bus mode. (The I/O bus mode and system bus mode are described in the functional description)
AIOWC	Advanced I/O write command output	Output	The AIOWC issues an I/O Write Command earlier in the machine cycle to give I/O devices an early indica- tion of a write instruction its timing is the same as a read command signal. Active low.
IOWC	I/O write command output	Output	Instructs an I/O device to read the data on the data bus. Active low.
IORC	I/O read command output	Output	Instructs an I/O device to drive its data onto the data bus. Active low.
AMWC	Advanced write command output	Output	The AMWC issues a memory write command earlier in the machine cycle to give memory devices an early indication of a write instruction. Its timing is the same as a read command signal. Active low.
MWTC	Memory write command output	Output	Provides a write instruction to memory for the current data on the bus. Active low.
MRDC	Memory read command output	Output	Provides an output instruction to memory for the present data on the bus. Active low.
INTA	Interrupt acknowledge command output	Output	This output informs an interrupting device that it has accepted the interrupt, outputting a vector address out- put instruction to the data bus. IORC operates in the same manner for interrupt cycles. Active low.
MCE/ PDEN	Master cascade Enable output/ Peripheral data Enable output	Output	<ul> <li>This output pin has two functions.</li> <li>1. When the IOB input is set to low: The MCE function is enabled. The signal acts as the enable signal which allows a slave PIC (M5L8259AP) to read the cascade address output to the bus by the master PIC during an interrupt sequence. Active high.</li> <li>2. When the IOB input is set to high: The PDEN function is enabled. This output provides the enable signal to the data bus transceiver connected to the I/O interface bus when an instruction occurs (IORC, IOWC, AIOWC, INTA). Operates the same way as DEN with respect to the system bus.</li> </ul>



#### BUS CONTROLLER FOR 8086/8088/8089 PROCESSORS

### **FUNCTIONAL DESCRIPTION**

The state of the command outputs and control outputs are determined by the CPU status outputs  $\overline{S_0} \sim \overline{S_2}$ . The table summarizes the states of the outputs  $\overline{S_0} \sim \overline{S_2}$  and their cor-

responding valid command output names.

Depending upon whether the M5L8288S is in the I/O bus mode or system bus mode, the command output sequence will vary.

# STATUS INPUTS AND COMMAND OUTPUTS RELATIONSHIPS

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	8086, 8088 status	Valid command output name
L	L.	L	Interrupt acknowledge	ÎNTA
L	L	н	Data read from an I/O port	IORC
L	н	L	Data write to an I/O port	IOWC, AIOWC
L	н	н	Hait	_
н	L	L	Instruction fetch	MRDC
Ĥ	L	н	Read data from memory	MRDC
н	н	L	Write data to memory	MWTC, AMWC
н	" н	н	Passive state	

## 1. I/O bus mode operation

When IOB is high, the M5L8288S function in the I/O bus mode.

In the I/O Bus mode all I/O command lines ( $\overline{IORO}$ ,  $\overline{IOWC}$ , AIOWC,  $\overline{INTA}$ ) are always enabled (i.e., not dependent on AEN). When an I/O command is initiated by the processor, the 8288 immediately activates the command lines using PDEN and DT/ $\overline{R}$  to control the I/O bus transceiver. The I/O command lines should not be used to control the system bus in this configuration because no arbitration is present. This mode allows one 8288 Bus Controller to handle two external busses. No waiting is involved when the CPU wants to gain access to the I/O bus. Normal memory access requires a "Bus Ready" signal ( $\overline{AEN}$  LOW) before it will proceed. It is advantageous to use the IOB mode if I/O or peripherals dedicated to one processor exist in a multi-processor system.

#### 2. System bus mode operation

When IOB is set to low, the M5L8288S enters the system bus mode. In this mode no command is issued until 115 ns after

the  $\overline{AEN}$  Line is activated (LOW). This mode assumes bus arbitration logic will inform the bus controller (on the  $\overline{AEN}$ line) when the bus is free for use. Both memory and I/O commands wait for bus arbitration. This mode is used when only one bus exists. Here, both I/O and memory are shared by more than one processor.

#### 3. AMWC and AIOWC outputs

With respect to the normal write control signals  $\overline{\text{MWTC}}$  and  $\overline{\text{IOWC}}$ , the advanced-write command signals  $\overline{\text{AMWC}}$  and  $\overline{\text{AIOWC}}$  transit low one clock cycle earlier and remain low for two clock cycles.

These signals are used with peripheral devices or static RAM devices which require a long write pulse, so that the CPU does not go into an unnecessarily wait cycle.



## BUS CONTROLLER FOR 8086/8088/8089 PROCESSORS

## **ABSOLUTE MAXIMUM RATINGS** ( $T_a=0\sim75^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>cc</sub>	Supply voltage		-0.5~+7	v
Vi	Input voltage		-0.5~+5.5	v
Vo	Output voltage		$-0.5 \sim V_{\rm cc}$	v
Pd	Power dissipation		1.5	w
Topr	Operating free-air temperature range		0~75	°C
Tstg	Storage temperature range		-65~+150	Ĉ

# **RECOMMENDED OPERATING CONDITIONS** (Ta=0~75°C, unless otherwise noted)

Symbol	Parameter			Unit			
			Min	Nom	Мах	Unit	
V <sub>cc</sub>	Supply voltage		4.5	5	5.5	V	
	High-level output current	Command outputs			-5		
юн		Control outputs			1	mA	
I <sub>OL</sub>	Low-level output	Command outputs			32		
	current	Control outputs			16	Am	

## **ELECTRICAL CHARACTERISTICS** $(T_a=0~75^{\circ}C, unless otherwise noted)$

Sumbol	Parameter		Test conditions		Limits			Linit
Symbol					Min	Тур	Max	Onit
VIH	High-level input voltage				2			v
VIL	Low-level input voltage						0.8	v
VIC	Input clamp voltage						-1	v
	Lligh lovel extend veltage	Command outputs	V <sub>CC</sub> =4.5V, V <sub>I</sub> =2V	I <sub>OH</sub> =-5mA	2.4			
VOH High-level output volta	High-level output voltage	Control outputs	V,=0.8V	I <sub>OH</sub> =-1mA	2.4			v
		Command outputs	V <sub>CC</sub> =4.5V, V <sub>1</sub> =2V	I <sub>OL</sub> =32mA			0.5	
VOL	Vol Low-level output voltage	Control outputs	V,=0.8V	I <sub>OL</sub> =16mA			0.5	v
Ļн	High-level input voltage		V <sub>CC</sub> =5.5V, V <sub>1</sub> =5.5V				50	μA
l <sub>ιL</sub>	Low-level input voltage		V <sub>CC</sub> =5.5V, V <sub>I</sub> =0.45V				-0.7	mA
I <sub>оzн</sub>	Off-state output current with high-level applied to output		V <sub>cc</sub> =5.5V, V <sub>o</sub> =5.25V				100	μA
IOZL	Off-state output current with low-level applied to output		V <sub>cc</sub> =5.5V, V <sub>o</sub> =0.4V				-100	μA
I <sub>CC</sub>	Supply current		V <sub>cc</sub> =5.5V				160	mA



# BUS CONTROLLER FOR 8086/8088/8089 PROCESSORS

SWITCHING	CHARACTERISTICS	$(V_{cc} = 5V \pm 10\%)$	T <sub>a</sub> =0~75℃	, unless otherwise noted)
••••••••••••			·u - · · · ·	,

Sumbol	Decomptor	Alternate	ate Tost conditions		Limits		
Symbol	Parameter	symbol	Test conditions	Min	Тур	Max	Onit
t <sub>PLH</sub>	Output low-level to high-level propagation time From CLK input to DEN output			5		45	ne
t <sub>₽HL</sub>	Output high-level to low-level propagation time From CLK input to PDEN output			5		-13	115
t <sub>PLH</sub>	Output low-level to high-level propagation time From CLK input to DEN output.	TOVNY		10		AE	
t <sub>PHL</sub>	Output high-level to low-level propagation time From CLK input to PDEN output	TOVINA				45	
t <sub>PLH</sub>	Output low-level to high-level propagation time From CLK input to ALE output	TCLLH				20	ns
t <sub>PLH</sub>	Output low-level to high-level propagaion time From CLK input to MCE output	TCLMCH				20	ns
t <sub>PLH</sub>	Output low-level to high-level propagation time From $\overline{S_0} \sim \overline{S_1}$ inputs to ALE output	TSVLH				20	ns
t <sub>PLH</sub>	Output low-level to high-level propagation time From $\overline{S_0}{\sim}\overline{S_1}$ inputs to MCE output	тѕумсн				20	ns
t <sub>PHL</sub>	Output high-level to low-level propagation time From CLK input to ALE output	TCHLL		4		15	ns
t <sub>PHL</sub>	Output high-level to low-level propagation time From CLK input to MRDC, IORC, INTA, AMWC, MWTC, AIOWC, and IOWC outputs	TCLML		10		35	ns
t <sub>PLH</sub>	Output low-level to high-level propagation time From CLK input to MRDC, IORC, INTA, AMWC, MWTC, AIOWC, and IOWC outputs	TCLMH		10		35	ns
t <sub>PHL</sub>	Output high-level to low-level propagation time From CLK input to $\text{DT}/\overline{\text{R}}$ output	TCHDTL	(Note 1)			50	ns
t <sub>PLH</sub>	Output low-level to high-level propagation time From CLK input to DT/R output	тснотн				30	ns
t <sub>PZH</sub>	High-level output enable time From AEN input to MRDC, IORC, INTA, AMWC, MWTC, AIOWC, and IOWC outputs	TAELCH				40	ns
t <sub>PHZ</sub>	High-level output disable time From AEN input to MRDC, IORC, INTA, AMWC, MWTC, AIOWC, and IOWC outputs	TAEHCZ				40	ns
t <sub>PHL</sub>	Output high-level to low-level propagation time From AEN input to MRDC, IORC, INTA, AMWC, MWTC, AIOWC, and IOWC outputs	TAELCV		115		200	ns
t <sub>₽LH</sub> t <sub>PHL</sub>	Output low-level to high-level and high-level to low-level propagation time From AEN input to DEN output	TAEVNV				20	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Output low-level to high-level and high-level to low-level propagation time From CEN input to DEN and PDEN outputs	TCEVNV				25	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Output low-level to high-level and high-level to low-level propagation time. From CEN input to MRDC, IORC, INTA, AMWC, MWTC, AIOWC and IOWC outputs	TCELRH				35	ns

# TIMING REQUIREMENTS ( $v_{cc}=5v\pm10\%$ , $T_a=0\sim75\degree$ C, unless otherwise noted)

Symbol	Devee atox	Alternate	T 4	Limits			
	Parameter	symbol	rest conditions	Min	Тур	Max	Unit
t <sub>c</sub>	Clock CLK cycle time	TCLCL		100			ns
tw(CLKL)	Clock CLK low pulse width	TCLCH	· · · · · · · · · · · · · · · · · · ·	50			ns
tw(CLKH)	Clock CLK high pulse width	TCHCL		30			ns
t <sub>su</sub> (₅₀~₅₂)	$\overline{S_0} \sim \overline{S_2}$ setup time with respect to T for the T <sub>1</sub> state	тѕусн		35			ns
$t_{h(\overline{s}_0 \sim \overline{s}_2)}$	$\overline{S_0} \sim \overline{S_2}$ hold time with respect to T for the T4 state	TCHSV		10			ns
t <sub>su(s₀~s₂)</sub>	$\overline{S_0} \sim \overline{S_2}$ setup time with respect to T for the T <sub>3</sub> state	TSHCL		35			ns
$t_{h(\overline{s}_0 \sim \overline{s}_2)}$	$\overline{S_0} \sim \overline{S_2}$ hold time with respect to T for the T <sub>3</sub> state	TCLSH		10			ns
t <sub>r</sub>	Input rise time	TILIH				20	ns
tf	Input fall time	TIHIL				12	ns



## BUS CONTROLLER FOR 8086/8088/8089 PROCESSORS

Note 1 : Test Circuit



Note 2

Load circuit	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>
Command output load circuit	2. 14V 52. 7Ω 52. 7Ω 300pF 777	1.5∨ § 33Ω → 300pF 777	1.5V § 180Ω 
Control output load circuit	2. 28V 114Ω 80pF 777		

Note 3 : AC TEST WAVE FORM



INPUT PULSE LEVEL : 0. 45~2. 4V

TIMING MEASUREMENT POINT : 1.5V



### BUS CONTROLLER FOR 8086/8088/8089 PROCESSORS

## TIMING DIAGRAM

### 1. Command output timing



Note 3 : The address/data bus signals are shown only for reference. The ALE and MCE leading edge occurs in synchronization with the
 Unless otherwise noted, the timing of all signals is respect to 1.5V The ALE and MCE leading edge occurs in synchronization with the falling edge of CLK or  $\overline{S_0} \sim \overline{S_2}$ , whichever is later.



#### BUS CONTROLLER FOR 8086/8088/8089 PROCESSORS



Note 6 : CEN must be low or valid prior to T<sub>2</sub> to prevent the command from being generated.



#### **APPLICATION EXAMPLE**

