

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI Analog ICs

**M65533FP**

3ch 8-bit 80MHz A/D Converters

## **General Description**

The M65533FP is a CMOS **3ch 8-bit 80MHz** analog-to-digital converter by sub-ranging architecture for high speed video processing. It can be realized 80MHz operation by using 2 ADCs in parallel. And it has **PLL circuit** generate a stable clock locked to sync signal. It is a type of "AC" connection with internal clamp circuit and variable input range.

## **Features**

- 3ch 8-bit high speed A-D converters
- Maximum conversion rate 80 MSPS(min.)
- Analog input Level 1.0V(Typ) : 0.5 -1.5 V
- Digital input TTL compatible [ Vinth=1.4V ]
- Digital output VoH=0.7XVcc , VoL=0.3XVcc [ Io=4mA ]
- Low power dissipation 700mW [ CL=10pF ]
- Package 80 pin QFP package, 0.80mm lead pitch  
[ PKG size(without lead) =14mm x 20mm ]
- Small input capacitance 10 pF
- Built-in Reference Voltage Vref(+)=1.5V+150/-330mV(\*) Vref(-)=0.5V
- Built-in Clamp circuit Vclamp=0.5V+/-250mV(\*)

(\*)Controllable by IIC BUS


## **Applications**

- LCD monitor
- High speed video processing

## **Recommended Operating Condition**

- Supply voltage range (typ.=3.3V) 3.15 to 3.45 V
- Supply voltage range (typ.=5.0V) 4.75 to 5.25 V for 5V I/F only

## Pin configuration(Top View)      **Show on next page**



**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI Analog ICs

**M65533FP**


3ch 8-bit 80MHz A/D Converters

## Pin Configuration

DoB4	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	BNB	
DoB3																	23	BVRT	
DoB2																	22	BVRM	
DoB1																	21	<b>AVDDB</b>	
DoB0																	20	<b>AGNDB</b>	
DVDDR(A/D)																	19	NC	
DGNDR(A/D)																	18	BCIN	
DVDDG(A/D)																	17	BVRB	
DGNDG(A/D)																	16	GNB	
DVDB(A/D)																	15	GVRT	
DGNDB(A/D)																	14	GVRM	
CLK-OUT																	13	<b>AVDDG</b>	
DLY-HDout																	12	<b>AGNDG</b>	
TEST1																	11	NC	
TEST2																	10	GCIN	
TEST3																	9	GVRB	
																	8	RNB	
																	7	RVRT	
																	6	RVRM	
																	5	<b>AVDDR</b>	
																	4	<b>AGNDR</b>	
																	3	NC	
																	2	RCIN	
																	1	RVRB	
DVDDR(OUT)	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80		

DGNDR(OUT)  
 VDD(PLL/PD)  
 FILTER  
 GND(PLL/PD)  
 GND(PLL/VCO)  
 DGND(LO)  
 DVDD(LO)  
 DGND(V/O 5V)  
 FH-IN(5V)  
 CP-IN(5V)  
 DVDD(V/O 5V)  
 EXT-CLK IN(5V)  
 SCL(5V)  
 SDA(5V)  
 RESET(5V)

## Block Diagram



(note) Pins for ADC is described for only R signal

**PRELIMINARY**Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI Analog ICs

**M65533FP**

3ch 8-bit 80MHz A/D Converters

**Absolute Maximum Ratings (Ta = 25°C, unless otherwise noted.)**

Symbol	Parameter	Condition	Ratings	Unit
DVdd	Digital Supply Voltage		0 to 4.0	V
AVdd	Analog Supply Voltage		0 to 4.0	V
Vdd(I/O)	I/O Supply Voltage		0 to 6.0	V
VID	Digital Input Voltage		0 to 4.0	V
IOUT	Analog Output Current		-30 to 0	mA
Pd	Power Dissipation		1600	mW
Topr	Operating Temperature		0 to +70	°C
Tstg	Storage Temperature		-40 to +150	°C

In current measurement, (+) and (-) is corresponding to an inflow and an outflow current, respectively.

**Recommended Operating Conditions (Ta = 25°C, unless otherwise noted.)**

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
Vdd	Supply Voltage	3.15	3.30	3.45	V
Vdd(I/O)	Supply Voltage(I/O)	4.75	5.0	5.25	V
VIH	Digital Input Voltage (High)	2.4	-	Vdd	V
VIL	Digital Input Voltage (Low)	0	-	0.8	V
tWH	Clock Pulse Width (High)	6.25	-	-	ns
tWL	Clock Pulse Width (Low)	6.25	-	-	ns
tsu	Set-up Time	5	-	-	ns
th	Hold Time	5	-	-	ns

**PRELIMINARY**Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI Analog ICs

**M65533FP**

3ch 8-bit 80MHz A/D Converters

## Electrical Characteristics

(Ta = 25°C, AVdd = DVdd = 3.30V, unless otherwise noted.)

### (1) Overall

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
AIdd(AD R/G/B)	AD(R/G/B) Analog Supply Current	For R/G/B signal		tbf		mA
DIdd(AD R/G/G)	AD(R/G/G) Digital Supply Current	For R/G/B signal		tbf		mA
DIdd(I/O R/G/G)	I/O block Supply Current	For R/G/B signal		tbf		mA
DIdd(PLL)	PLL block Supply Current			tbf		mA
DIdd(LO)	Logic block Supply Current			tbf		mA
DIdd(I/O 5)	5V I/O block Supply Current			tbf		mA

### (2) ADC Block

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
Res	Resolution			8		Bits
Vdd	Supply Voltage		3.15	3.30	3.45	V
NL	Integral Nonlinearity	Vref(+)=1.5V, Vref(-)=0.5V			± 1.0	LSB
DNL	Differential Nonlinearity	Vref(+)=1.5V, Vref(-)=0.5V			± 1.0	LSB
VOH	Digital output Voltage "H"		0.7xVdd		Vdd	V
VOL	Digital output Voltage "L"		0		0.3xVdd	V
VinA	Analog input range		0.67	1.00	1.15	Vp-p
Cin	Input Capacitance			10		pF
fCLK	Max. Conversion Rate		80			MHz
Vref(+)	Reference Voltgae "High"	Changeable by IIC (16mV step)	1.17	1.5	1.65	V
Vref(M)	Reference Voltgae "Middle"		0.84	1.0	1.07	V
Vref(-)	Reference Voltgae "Low"			0.5		V
Rref	Reference Resistor			120		Ohms
B.W	Input Bandwidth	-3dB input frequency	70			MHz
tpdLH	Output delay time(L->H)			110	160	ns
tpdHL	Output delay time(H->L)			110	160	ns
tr	Output rise time			tbf		ns
tf	Output fall time			tbf		ns
Vclamp	Clamp Voltage	Changeable by IIC (16mV step)	0.25	0.5	0.73	V

### (3) PLL Block

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
fH	Horizontal frequency		10	60	100	KHz
fVCO	VCO frequency		20		80	MHz
jPLL	maximum jitter			0.5	1.0	ns
D.R(PLL)	PLL Divider Ratio	from 800 by 1 step	800		1376	-

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI Analog ICs

**M65533FP**

3ch 8-bit 80MHz A/D Converters

## Pin Description -1

No connection.  
It is grounded during actual use.

Pin No.	Pin Name	I/O	Function	From or To
<b>31,33,35</b>	DVDDX(A/D)		Digital Power supply (R/G/B signal)	3.3V
<b>5,13,21</b>	AVDDX(A/D)		Analog Power supply (R/G/B signal)	3.3V
<b>44,54,64</b>	DVDDX(OUT)		I/O Power supply (R/G/B signal)	3.3V
<b>66,67</b>	VDD(PLL)		PLL Power supply	3.3V
<b>30,32,34</b>	DGNDX (A/D)		Digital ground (R/G/B signal)	GND
<b>4,12,20</b>	AGNDX (A/D)		Analog ground (R/G/B signal)	GND
<b>45,55,65</b>	DGNDX(OUT)		I/O ground (R/G/B signal)	GND
<b>69,70</b>	GND(PLL)		PLL ground	GND
<b>2,10,18</b>	XCIN	I	R/G/B signal Clamp Input	From LPF
<b>7,15,23</b>	XVRT		Reference Voltage(+) Input (R/G/B signal)	Bypass capacitor
<b>6,14,22</b>	XVRM		Reference Voltage(M) Input (R/G/B signal)	Bypass capacitor
<b>1,9,17</b>	XVRB		Reference Voltage(-) Input (R/G/B signal)	Bypass capacitor
<b>8,16,24</b>	XNB		ADC operating current setting BIAS	Bypass capacitor
<b>36 - 43 46 - 53 56 - 63</b>	DoX<7:0>	O	Digital Output (R/G/B signal)	To Logic LSI
<b>74</b>	FH-IN	I	H Sync Input	From Sync Sep. LSI
<b>68</b>	FILTER		PLL filter	(R+C)//C
<b>29</b>	CLK-OUT	O	Clock output	To Logic LSI
<b>79</b>	SDA	I/O	IIC Data Input/Output	From MCU
<b>78</b>	SCL	I/O	IIC CLK Input	From MCU
<b>80</b>	RESET	I	Reset signal Input	To Vdd
<b>77</b>	EXT-CLK IN	I	External Clock input	From PLL LSI
<b>25,26,27</b>	Test<1-3 >	I/O	Test terminal	

# **PRELIMINARY**

**ELIMINAR**  
Notice: This is not a final specification.  
Some parametric limits are subject to change.

## MITSUBISHI Analog ICs

**M65533FP**

## 3ch 8-bit 80MHz A/D Converters

## Pin Description -2

No connection.  
It is grounded during actual use.

**PRELIMINARY**Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI Analog ICs

**M65533FP**

3ch 8-bit 80MHz A/D Converters

**Table of Power-down Function( SubAdd=00h, D2-D0)** Setting by IIC BUS

Digital input code	Power-down function
"HHH"	power-down
"LLL"	normal operation

Default

Only Clamp=>"HLL"  
Only PLL=>"LHL"  
Only ADC=>"LLH"**Table of CP Function (SubAdd=11h, D0)** Setting by IIC BUS

CP signal	CP function	CP signal	Digital input code	CP Polarity
"H"	Clamping		D0="H"	Inversed
"L"	Hold state		D0="L"	Not-inversed

**Table of Hsync Function(SubAdd=17h, D0)** Setting by IIC BUS

Digital input code	Hsync function
	Inversed
	Not-inversed

Default

**Table of CLK output Function(SubAdd=13h, D0)** Setting by IIC BUS

Digital input code	CLK output function
D0="H"	Inversed (180 )
D0="L"	Not-inversed ( 0 )

Default

**Table of Internal/External CLK(SubAdd=16h, D5)** Setting by IIC BUS

Digital input code	CLK output function
D5="H"	External
D5="L"	Internal

Default

**Table of Digital Output R/G/B < 7 : 0 > Function** Setting by IIC BUS

Output "HZ" is available at D1="H" of SubAdd=18h      "L"=default

Analog input voltage	Digital output code								Note
	7 MSB	6	5	4	3	2	1	0 LSB	
1.500V	1	1	1	1	1	1	1	1	
1.496V	1	1	1	1	1	1	1	0	
1.000V	1	0	0	0	0	0	0	0	
0.996V	0	1	1	1	1	1	1	1	
0.504V	0	0	0	0	0	0	0	1	
0.500V	0	0	0	0	0	0	0	0	

**PRELIMINARY**Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI Analog ICs

**M65533FP**

3ch 8-bit 80MHz A/D Converters

**Table of Delay adjustment(SubAdd=16h, D3-D0)  
for External CLK (SubAdd=16h, D5="H")**

Setting by IIC BUS

Digital input code				CLK Delayed Adjustment	
D3	D2	D1	D0		
1	1	1	1	75ns	
1	1	1	0	70ns	
1	1	1	1		
1	1	1	1		
1	0	0	0	40ns	
0	1	1	1	35ns	
0	1	1	1		
0	0	0	1	5ns	
0	0	0	0	0ns	
					Default

**Table of Vref(+) Voltage adjustment  
(SubAdd=0Bh, D4-D0:R 0Ch, D4-D0:G 0Dh, D4-D0:B)**

Setting by IIC BUS

Digital input code					Vref(+) adjustment	Note
D4	D3	D2	D1	D0		
1	1	1	1	1	40LSB	1.5+0.157V
1	1	1	1	0	36LSB	
1	1	1	1	1		
1	0	1	0	1	0LSB	1.5-0V
1	0	1	0	1		
1	0	0	0	0	-20LSB	
0	1	1	1	1	-24LSB	
0	1	1	1	1		
0	0	0	0	1	-80LSB	
0	0	0	0	0	-84LSB	1.5-0.329V
					Default	

**Table of Clamp level adjustment  
(SubAdd=0Eh, D4-D0:R 0Fh, D4-D0:G 10h, D4-D0:B)**

Setting by IIC BUS

Digital input code					Delay adjustment level	Note
D4	D3	D2	D1	D0		
1	1	1	1	1	60LSB	0.5V+235mV
1	1	1	1	0	56LSB	
1	1	1	1	1	52LSB	
1	0	0	0	0	0LSB	0.5V-0mV
0	1	1	1	1	-4LSB	
0	0	0	0	1	-60LSB	
0	0	0	0	0	-64LSB	0.5V-251mV

Default

**Table of CLK output Phase (SubAdd=12h, D4 -D0)**

Setting by IIC BUS

Digital input code					CLK output phase
D4	D3	D2	D1	D0	
1	1	1	1	1	
1	1	1	1	0	
1	1	1	1	1	division into 32 of 1 period
1	0	0	0	0	
0	1	1	1	1	
0	0	0	0	1	
0	0	0	0	0	0 + 0 * 360/32

Default

**Table of CLK output Phase Function (SubAdd=12h,D5)**

Setting by IIC BUS

Digital input code	CLK output Phase Function
D5="H"	OFF
D5="L"	ON

**Table of CLK's Pol. for A/D (SubAdd=12h,D6)**

Setting by IIC BUS

Digital input code	CLK's Pol.
D6="H"	NEGA
D6="L"	POSI

**PRELIMINARY**Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI Analog ICs

**M65533FP**

3ch 8-bit 80MHz A/D Converters

**Table of PLL divider adjustment  
(SubAdd=14h,A6-A0 15h,A3-A0)**


Setting by IIC BUS

Digital input code												Divider adjustment
14h							15h					
A6	A5	A4	A3	A2	A1	A0	A3	A2	A1	A0		
1	0	1	0	1	1	0	0	0	0	0	fH x 1376	
1	0	1	0	1	0	1	1	1	1	1	fH x 1375	
1	0	0	0	0	0	0	0	0	0	0	fH x 1024	
0	1	1	1	1	1	1	1	1	1	1	fH x 1023	
0	1	1	0	0	1	0	0	0	0	1	fH x 801	
0	1	1	0	0	1	0	0	0	0	0	fH x 800	

**Table of PLL divider adjustment  
(SubAdd=15h,A6-A5)**

Setting by IIC BUS

Digital input code	PLL Pre-divider adjustment
D6,5="1 1"	1/6
D6,5="1 0"	1/4
D6,5="0 1"	1/3
D6,5="0 0"	1/2



**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI Analog ICs


**M65533FP**

3ch 8-bit 80MHz A/D Converters


### Table of Reset Function (pin 80)

Reset signal	Reset function
"L"	Reset
"H"	normal operation

## Application Examples



## Analog Input / Digital Output Timing Diagram



### Notes to the operation

- Both a ground and a supply planes in a PCB should be as wide as possible for reducing a parasitic inductance and resistance. Especially, for the better performance, the analog plane needs to be much wider.
- A tantalum or electrolytic capacitor of  $10\mu F$  or more and a ceramic capacitor of  $0.01\mu F$  are tied together, which are connected between a digital supply and ground, also between a analog supply and ground. These capacitors should be placed as close as possible to the IC. They work as bypass capacitors for preventing a degradation in the performance by a supply voltage fluctuation caused by digital signals including a clock and digital inputs and so on.
- The analog output should be isolated as much as possible from a clock and digital inputs, thus minimizing decoupling and interactive noise.

**PRELIMINARY**


Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI Analog ICs

**M65533FP**

3ch 8-bit 80MHz A/D Converters

## Application Example (M65533FP)



## M65533FP IIC-BUS CONTROL TABLE

- ### **(1) Slave address :**

**A6 A5 A4 A3 A2 A1 A0 R/W**  
**1 0 0 1 1 1 0 0 (=9Ch)**

- ## (2) Slave address format : read



- ### (3) Sub address byte and Data byte format : read