RENESAS

www.**M6588**1AFP

Digital Amplifier Processor of S-Master* Technology

REJ03F0004-0100Z Rev.1.00 2003.05.08

DESCRIPTION

The M65881AFP is a S-Master technique processor for digital amplifier enable to convert from multi liner-PCM digital input signal to high precise switching-pulse digital output without analog processing.

The M65881AFP has built-in 24bit sampling rate converter and digital-gain-controller.

The M65881AFP enables to realize high precise (X'tal oscillation accuracy.) full digital amplifier systems combining with power driver IC.

FEATURES

•Built-in 24bit Sampling Rate Converter.

Input Signal Sampling Rate from 32KHz to 192KHz (24bit Maximum).

4 kinds of Digital Input Format.

•Built-in L/R Independent Digital Gain Control.

•Built-in Soft Mute Function with Exponential Approximate-Curve.

•Correspondence to Output for Headphone.



OUTLINE : 42P2R 0.8mm pitch 42pin SSOP

MAIN SPECIFICATION

Master Clock

- Primary Clock: 256Fsi/512Fsi Secondary Clock: 1024Fso/512Fso •Input Signal Format:
- MSB First Right Justified(16/20/24bit),MSB First Left Justified(24bit) LSB First Right Justified(24bit),I²S(24bit)
- •Input Signal Sampling Rate from 32kHz to 192kHz.

•Gain Control Function:

+30dB~-∞dB (0.1dB Step until -96dB, -138dB Minimum)


•Third Order $\Delta\Sigma$ (16Fso:6bit/5bit,32Fso:5bit)

APPLICATION

DVD Receiver, AV Amplifier


RECOMMENDED OPERATING CONDITIONS

Logic Block:1.8V±10%,PWM Buffer Block :3.3V±10%




* "S-Master" is the digital amplifier technology developed by Sony Corporation. "S-Master" is a trademark of Sony Corporation.

PIN CONFIGURATION



www.DataSheet4U.com BLOCK DIAGRAM



MataSheet411 com ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Min.	Тур.	Max	Unit
Supply Voltage	PWMVdd	3.3V system (XVdd, XOVdd, PWM Output for Power Stage & Headphone)	-0.3	_	3.8	V
Supply Voltage	BFVdd	3.3V system	-0.3	-	3.8	V
	DVdd	1.8V system	-0.3	-	2.5	V
Input Voltage Range	Vi		-0.3	-	Vdd+0.3	V
Power Dissipation	Pd	Ta=75⁰C		350		mW
Storage Temperature	Tstg		-40	_	125	°C


RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max	Unit
Supply Voltage	PWMVdd	3.3V system (XVdd, XOVdd, PWM Output for Power Stage & Headphone)	3.0	3.3	3.6	V
Supply Voltage	BFVdd	3.3V system	3.0	3.3	3.6	V
	DVdd	1.8V system	1.6	1.8	2.0	V
Operating Temperature	Та		-20	-	75	°C
Operating Frequency	XfsolN		16	-	52.5	MHz
	XfsilN		8	_	25	MHz

ELECTRICAL CHARACTERISTICS (Ta=25°C,PWMVdd=3.3V, DVdd=1.8V : Unless otherwise specified.)

Param	neter	Symbol	Conditions	Min.	Тур.	М	Unit
"H" Level Input Voltage		VIH3	BFVdd=3.0 to 3.6V	0.75Vdd	_	_	V
"L" Level Inp	out Voltage	VIH3	BFVdd=3.0 to 3.6V	-	-	0.25Vdd	V
Input Leek	Current	lleak		-	-	10	μA
"H" Level Output	XfsoOUT		BFVdd=3.0 to 3.6V				
Voltage	SFLAG		IOH3=-4.0mA (SFLAG,FsoCKO)				
	FsoCKO		IOH3=-2.0mA (XfsoOUT,OUTL1,2,OUTR1,2)				
	OUTL1,2	VOH3	IOH3=-1.0mA (HPOUTL1,2,HPOUTR1,2)	Vdd-0.5	-	-	V
	OUTR1,2						
	HPOUTL1,2						
	HPOUTR1,2						
"L" Level Output	XfsoOUT		BFVdd=3.0 to 3.6V				
Voltage	SFLAG		IOL3=4.0mA (SFLAG, FsoCKO)				
	FsoCKO		IOL3=2.0mA (XfsoOUT,OUTL1,2,OUTR1,2)				
	OUTL1,2	VOL3	IOL3=1.0mA (HPOUTL1,2,HPOUTR1,2)	-	-	0.5	V
	OUTR1,2						
	HPOUTL1,2						
	HPOUTR1,2						
			1.8V system (DVdd)	-	3.5	-	mA
Power Supp	ly Current	ldd3	3.3V system (PWMVdd, BFVdd)	_	2.5	_	mA
		1000	OUTxx, HPOUTxx="OPEN"		2.0		110 \

CHARACTERISTICS EVALUATION CIRCUIT



R	eference c	haracteristic	Conditions
Output for	S/N	102dB(typ)	 Input :1kHz 0dB Full scale sine wave FS :Primary clock 44.1kHz, Secondary clock 48kHz PWM Output format 1 AC dithering E DC dithering : 0.1%
Power Stage	THD+N	0.002%(typ)	
Output for	S/N	100dB(typ)	Gain data setting : (Index) 10000b/ (Mantissa) 1000000b THD+N: Filter 20kHz LPF S/N: Filter 22kHz LPF + JIS-A
Headphone	THD+N	0.006%(typ)	

www.DataSheet4U.com PIN DESCRIPTION


				Output Current	
Pin No.	Name	1/0	Description	on 3.3V	Signal Level
1	VddL		Power Supply for Lch PWM Power Stage (3.3V)	-	-
2	OUTL1	0	Lch PWM1 Output for Power Stage		3.3V
3	VssL		GND for Lch PWM Power Stage	-	-
4	OUTL2	0	Lch PWM2 Output for Power Stage		3.3V
5	XOVdd		Power Supply for Secondary Master Clock Buffer (3.3V)	-	-
6	XfsoOUT	0	Buffered Output of Secondary Master Clock (1024/512fso)	2mA	3.3V
7	XOVss		GND for Secondary Master Clock Buffer	-	-
8	DVdd		Power Supply for Digital Block (1.8V)		-
9	DVss		GND for Digital Block		-
10	MCKSEL		Secondary Master Clock Selector "L":1024fso, "H":512fso	-	3.3V
11	SCDT	1	Serial Control • Data Input	-	3.3V
12	SCSHIFT		Serial Control • Shift Clock Input	-	3.3V
13	SCLATCH		Serial Control • Latch Signal Input	-	3.3V
14	NSPMUTE	1	PWM Duty 50% Mute ("L": Active)	-	3.3V
15	INIT	1	Initialize Input (Power Supply Reset) ; "L" : Reset, "H" : Release	-	3.3V
16	LRCK	1	LRCK Input (PCM Signal)	-	3.3V
17	BCK	1	BCK Input (PCM Signal)	-	3.3V
18	DATA	1	DATA Input (PCM Signal)	-	3.3V
19	BFVdd		Power Supply for Input/Output 3.3V Buffer	-	_
20	BFVss		GND for Input/Output 3.3V Buffer	-	-
21	XfsilN	1	Primary Master Clock Input (256fsi/512fsi)	-	3.3V
22	FsoCKO	0	Secondary Fso Clock Output	4mA	3.3V
23	Fsol	1	Secondary Fso Clock Input	-	3.3V
24	SFLAG	0	Asynchronous Flag (H: Active)	4mA	3.3V
25	TEST2	1	Test2 must be connected to GND	-	3.3V
26	TEST1	1	Test1 must be connected to GND	-	3.3V
27	HPOUTR2	0	Rch PWM2 Output for Headphone		3.3V
28	HPVssR		GND for Rch Headphone	-	-
29	HPOUTR1	0	Rch PWM1 Output for Headphone		3.3V
30	HPVddR		Power Supply for Rch Headphone (3.3V)	-	-
31	HPOUTL2	0	Lch PWM2 Output for Headphone		3.3V
32	HPVssL		GND for Lch Headphone	-	-
33	HPOUTL1	0	Lch PWM1 Output for Headphone		3.3V
34	HPVddL		Power Supply for Lch Headphone (3.3V)	-	-
35	XVss		GND for Secondary Master Clock Input Buffer	-	-
36	XfsolN	1	Secondary Master Clock Input (1024fso/512fso)	-	3.3V
37	XVdd		Power Supply for Secondary Master Clock Buffer (3.3V)	_	-
38	VssLR		GND for PWM Power Stage	_	_
39	OUTR2	0	Rch PWM 2 Output for Power Stage		3.3V
40	VssR		GND for Rch PWM Power Stage	_	-
41	OUTR1	0	Rch PWM 1 Output for Power Stage		3.3V
42	VddR		Power Supply for Rch PWM Power Stage (3.3V)	_	_

EXPLANATION OF OPERATION

1. DATA, BCK, LRCK


DATA,BCK, and LRCK are input pins for Digital Audio Signal of CD, MD, DVD etc.. Input formats are supported by 4 ways, and are set by Serial Control, "System1 Mode, bit3 and bit4". Input data length are selectable in a case of "MSB First Right Justified" (Serial Control "System1 Mode,bit5 and bit6").

•Input formats are shown in following figures.



www.DataSheet4U.com 2. SCDT, SCSHIFT, SCLATCH

SCDT, SCSHIFT and SCLATCH are input pins for setting M65881AFP's operation. Input format of SCDT, SCSHIFT and SCLATCH is shown below.



Mode Setting

The operating mode are classified in four and assigned by bit1 and bit2. These four functions are shown below. (bit1 and bit2) = ("L" and "L") Gain control mode: Gain control.

(bit1 and bit2) = ("L "and "H") System1 Mode: Primary block initialization, etc.

(bit1 and bit2) = (H and "L") System2 Mode : Secondary block initialization, etc.

(bit1 and bit2) = ("H" and "H") Test mode (setting prohibition)

Refer to Page13 about these four setting in detail.

3. MCKSEL, XfsoIN, XfsoOUT

XfsoIN pin is secondary master clock input. The setting of MCKSEL pin selects secondary master clock. XfsoOUT pin is buffered-output from XfsoIN pin's input clock.

MCKSEL	XfsolN
"L"	1024fso
"H"	512fso

4. XfsilN

XfsiIN pin is primary master clock input.

The frequency of primary master clock must be selected by serial control "System2 mode :bit3 (IMCKSEL)"

bit3 (IMCKSEL)	XfsilN
"H"	512fsi
"L"	256fsi

The relations between input signal sampling rate and master clock frequency.

Input compling rate	Primary clock	Secondary clock
Input sampling rate	512fsi/256fsi[Hz]	1024fso/512fso[Hz]
1fsi : 32k / 2fsi : 64k / 4fsi : 128k	16.384M/8.192M	32.768M/16.384M
1fsi : 44.1k / 2fsi : 88.2k / 4fsi : 176.4k	22.579M/11.290M	
1fsi :48k / 2fsi : 96k / 4fsi : 192k	24.576M/12.288M	49.152M/24.576M

Input signal and primary clock are related to synchronization. The primary clock frequency are 512 or 256 times as much as the input signal fsi (32k, 44.1k and 48k.)

The primary and secondary clock are related to independence. (asynchronization)

At 1024fso setting, secondary clock= frequency range from 32.768MHz to 49.152MHz.

At 512fso setting, secondary clock = frequency range from 16.384MHz to 24.576MHz.

*Primary clock

This clock means input side clock system of sampling rate converter.

*Secondary clock

This clock means output side clock system of sampling rate converter. This clock makes to operate after sampling rate converter block. (Gain Control Block and PWM Block, etc.)

*"fsi" and "fso" are defined as following stated in this specification.

fsi : Primary sampling frequency

fso : Secondary sampling frequency

www.DataSheet4U.com 5. FsoCKO

FsoCKO is clock output pin of 1fso frequency. The output is divided-clock of XfsoIN, and frequency is free-running at power on. FsoCKO pin's clock is utilized for a synchronization in case that have used plural M65881AFP, take a synchronization between M65881AFP and other external devices.

Refer to the following Chapter 6. in detail.

6. Fsol, SFLAG

M65881AFP synchronizes in clock input from the external source devices. So it makes synchronized operation between source devices or another M65881AFP (in case of Multi channel Operation). The primary side operation (input side of sampling rate converter) are synchronized in LRCK, and the secondary side operation (output side of sampling rate converter) are synchronized in Fsol. M65881AFP detects rise edge of these synchronized clock in normal operation, and the M65881AFP does operation of resynchronization in case that the cycle has changed.

In addition, the M65881AFP re-synchronizes for a synchronized clock, in case that M65881AFP detects SYNC flag (Serial Control, System2 Mode,bit6) rise edge, too.

While re-synchronizing, SFLAG pin outputs "H" and data is muted inside.


In case of using Multiplex (for multi channel application) and Single (for 2ch application), detail explanation is shown below.

Multiplex use

Primary side: Synchronize with LRCK. All ICs synchronize with an source device by connecting common LRCK.

Secondary side: Synchronize with FsoCKO of Master IC. One of M65881AFP becomes a master IC,

and the synchronization between ICs is carried out by FsoCKO of Master IC. FsoCKO pin outputted from this master IC is entered each Fsol pins of master and slave ICs.




Single use

Primary side: Synchronize with LRCK. Therefore M65881AFP synchronizes with source devices. Secondary side: There is no need for external devices and other ICs to synchronize,

therefore FsoCKO is connected to Fsol, In other way,

By setting secondary side asynchronous detection to "disable" with "ASYNCEN2" flag (Serial Control, System2 mode,bit8),

Fsol can also be considered as fixation.



ASYNCEN2=disable



www.DataSheet4U.com 7. OUTL1, OUTL2, OUTR1, OUTR2

OUTL1, OUTL2, OUTR1 and OUTR2 are pulse output modulated $\Delta\Sigma$ output to PWM signal. These pins are connected to external Power Driver ICs. The PWM output can be selected

PWM Output Format 1, 2, 3 and 4 by serial control data(System1 mode, bit22,23).

PWM Output Form1 : General Modulation

PWM Output Form2 : Symmetrical Modulation

PWM Output Form3 : Modulation returned with time domain.

(The rise and fall edge of Lch and Rch in a term are reverse.)

PWM Output Form4: Modulation returned with time domain.

(The rise and fall edge of Lch and Rch in a term are same timing.)

 In each 4 forms, the rate and bit length of PWM Output can be changed. Moreover, an output mute function and an output pins reverse function can be controlled by the pin setting or serial control. Refer to pin setting of the following page about a phase of the PWM output for Power Stage and Headphone.

The PWM output control is shown in the following table.

PWM output control

Item	Operation	Setting Operation
Output Form (Common setting for Power Stage and Headphone)	Output Form Selection 1,2,3,4	Set up by the serial control system 1 mode bit 22,23 (PWM MODE 0 and 1). (Refer to system 1 mode(Page16) for details)
Operating Rate and Data Bit Length (Common setting for Power Stage and Headphone)	Select to 16fso/6bit ,16fso/5bit ,32fso/5bit from operating rate and data bit length of $\Delta\Sigma$. PWM operation are synchronized by this setting.	Set up by the serial control system 2 mode bit16 and bit17. (Refer to system 2 mode(Page 18) for details.)
Output Muting (Common setting for Power Stage and Headphone)	Duty 50% Mute (Selectable common and independent setting for Lch/ Rch.)	< Common setting for Lch / Rch > Set NSPMUTE pin "L" or set up by serial control " System 2 mode bit14 (NSPMUTE) "H". < Independent Setting for Lch / Rch > Set up by serial control Gain Control Mode bit9,10 (NSPMUTEL,NSPMUTER) "H". (Refer to Page 11,18 and 13 for details)
	Absolute Zero Mute	Set up by serial control system2 mode bit15(PGMUTE) "H". (See system2 mode(Page 18))
Reverse Output Pins Function	Reverse on Lch and Rch of output pins (Common setting for Power Stage and Headphone)	Set up by serial control system2 mode bit9 (CHSEL).
	Reverse for R1 and R2 of output pins. (Only enable for Power Stage.)	Set up by serial control system2 mode bit12 (CHRSEL).

www.DataSheet4U.com 8. HPOUTL1, HPOUTL2, HPOUTR1, HPOUTR2

HPOUTL1, HPOUTL2, HPOUTR1 and HPOUTR2 are output pins for Headphone output. PWM output modulated $\Delta\Sigma$ output data to pulse width.

The Phase of PWM Output for Power Stage and PWM Output for Headphone.

The output for Headphone is reverse phase as output for Power. Moreover, it is possible to set L1 and R1 output same phase by serial control the system 1 mode, bit24= "H"(PWMHP).

In addition, NSPMUTE, PGMUTE and CHSEL are set in common PWM for Power and PWM for Headphone, and as for CHRSEL flag is set as a function of only PWM for Power. (Refer to previous page "Table of PWM control" for details).

9. NSPMUTE

NSPMUTE pin sets to PWM Output to Duty 50% Mute. L: PWM Output 50% Mute H: Mute release

10. INIT

INIT is the pin for reset to all functions of M65881AFP.

- "L" level: (1) Clear of data memory, (2) Initialization of a serial control setting
 - (3) PWM Output Duty 50% Mute
 - ("L" period needs more than 5msec.)

"H" level : Usual operation.

*The rise edge from "L" to "H": Re-synchronization are operated, which is same at serial control SYNC function. (system2 mode bit6)

11. TEST1, TEST2

TEST1 and TEST2 pins are test input for factory shipping test of M65881AFP. TEST1 and TEST2 pins must be tied to "L" level on usual operation.

12. Power supply and GND

Power supply and GND routes have a following 6 isolated lines.

- (1) VddL, VssL,VddR, VssR, VssLR VddL, VssL,VddR, VssR and VssLR pins are Power supply and GND for PWM Output buffer. Lch and Rch have a independent power supply and GND. Power supply must be fixed at 3.3V.
- (2) HPVddL, HPVssL, HPVddR, HPVssR

HPVddL, HPVssL, HPVddR and HPVssR pins are Power supply and GND of PWM Output buffer for Headphone. Lch and Rch have a independent power supply and GND. Power supply must be fixed at 3.3V.

(3) XVdd, XVss

XVdd and XVss are Power supply and GND for XfsoIN clock input block. Power supply voltage must be fixed at 3.3V.

(4) XOVdd, XOVss

XOVdd and XOVss are Power supply and GND for XfsoOUT Clock Output. Power supply voltage must be fixed at 3.3V

(5) DVdd, DVss

DVdd, DVss are Power supply and GND for internal digital block. Power supply voltage must be fixed at 1.8V.

(6) BFVdd, BFVss

BFVdd and BFVss are Power and GND for input/output buffer (except for PWM block and clock buffer). Power supply voltage must be fixed at 3.3V.

www.DataSheet4U.com 13. Power sequences

> * Refer to following figure. System power-on sequencing Power(Vddxxx, HPVddxxx, i XVdd, XOVdd, DVdd, BFVdd) Power ON Power OFF Master clock Х (XfsoIN,XfsiIN) Over 5msec(*1) Х INIT Over 0sec(*2) Х SCDT SCSHIFT Х Х SCLATCH K Over 2/fso(*3)

*1 After a power supply and Master clock become to stable, INIT pin must be "L" over 5msec.

*2 Data transfer is possible right after INIT release.

*3 Until SCLATCH is operated, a period over 2/fso (fso=48kHz, over 42µsec) is necessary after INIT release.

Sheet4 SERIAL CONTROL

1. G	ain Control M	lode		No setting bits	means " Don't care".
bit	Flag name	Functional Explanation	Н	L	INIT
1	MODE1	Mode setting1		"L" fixed	_
2	MODE2	Mode setting2		"L" fixed	_
3	TEST1	Test Mode 1		"L" fixed	L
4	TEST2	Test Mode 2		"L" fixed	L
5	NSLMT1	Output Limit 1	Refer to T	abla 1 1	L
6	NSLMT2	Output Limit 2	Kelel to I		L
7	GCONT1	Channel selection for Gain Control Block 1	L/R Independence	L/R Common	L
8	GCONT2	Channel selection for Gain Control Block 2	Lch	Rch	L
9		Lch Duty 50% Mute for PWM Output	active	non-active	L
10	NSPMUTER	Rch Duty 50% Mute for PWM Output	active	non-active	L
11					-
12	GAIN0	Gain Data Index (MSB)			Н
13	GAIN1	Gain Data Index			L
14	GAIN2	Gain Data Index			L
15	GAIN3	Gain Data Index			L
16	GAIN4	Gain Data Index (LSB)			L
17	GAIN5	Gain Data Mantissa (MSB)			Н
18	GAIN6	Gain Data Mantissa			L
19	GAIN7	Gain Data Mantissa			L
20	GAIN8	Gain Data Mantissa			L
21	GAIN9	Gain Data Mantissa			L
22	GAIN10	Gain Data Mantissa			L
23	GAIN11	Gain Data Mantissa			L
24	GAIN12	Gain Data Mantissa (LSB)			L

•Output Limit (bit5,6: NSLMT1,2)

The M65881AFP has Over Flow Limit function which detects by input signal level and limit gain control. The limit Value is set by Gain control Mode (bit5,6 "NSLMT1, 2") and System2 Mode(bit17 "NSOBIT").

•Limit value setting of output for gain control and $\Delta\Sigma$ (bit5, 6 : NSLMT1, 2)

Table 1-1a Limit Value [In case of 6bit mode, system2 mode bit 17(NSOBIT)="L".]

NSLMT1,2	Output Limit Value of gain	PWM Output (Limit Value from $\Delta\Sigma$ Block)
(L, L)	±0.9375	63 values (±31)
(H, L)	±0.90625	61 values (±30)
(L, H)	±0.875	59 values (±29)
(H, H)	±0.84375	57 values (±28)

Table 1-1b Limit Value [In case of 5bit mode, system2 mode bit 17(NSOBIT)="H".]

NSLMT1,2	Output Limit Value of gain	PWM Output (Limit Value from $\Delta\Sigma$ Block)
(L, L)	±0.90625	31 value (±15)
(H, L)	±0.875	31 value (±15)
(L, H)	±0.84375	29 value (±14)
(H, H)	±0.8125	29 value (±14)

•Channel selection for Gain Control Block (bit7,bit8: GCONT1, GCONT2)

These bit selection enable to control gain data "L/R common" or "L/R independence".

GCONT1:"L"... L/R common "H"...L/Rch independence.

GCONT2:"L"... Rch only "H"...Lch only

Bit8 is enable only the case of "Bit7="H".

•PWM Duty 50% Mute (bit9,10:NSPMUTEL,R)

*Enable both output for Power and Headphone.

These bit set "Duty 50% fixed Mute" with Lch/Rch independence.

NSPMUTEL : "L"....Mute release, NSPMUTER : "L"....Mute release, "H"...Lch Mute

"H"...Rch Mute

* Duty 50 % Mute Operation are operated by one of the following setting.

• Gain control bit9,10 (NSPMUTEL,R)

- NSPMUTE pin
- Serial control system2 mode ,bit 14 (NSPMUTE)

w.DataSheet4U.com The index and Mantissa part of Gain Data (bit12-bit24 :GAIN0-GAIN12)

> The gain value is set from bit12-bit24. Index part: bit12(MSB) to bit16(LSB) Mantissa part: bit17(MSB) to bit24(LSB) The gain data is assigned 13bits, composed of Index part 5bits and of Mantissa part 8bits.

The range of Index parts is following statements. Index part: 10100b(16.0) to 10000b(1.0) to 00000b(2⁻¹⁶)

The range of Mantissa parts is following statements.

Mantissa part: Index part; 10100b to 00001b: Mantissa part; 11111111b to 10000000b (128 step/ Index). Index part; 00000b: Mantissa part; 11111111b to 00000000b (256 step).

Initial value: Index part: 10000b Mantissa part: 1000000b

Infinity zero: Index part: 00000b Mantissa part: 0000000b

Notice of GAIN value setting continuously

In case of Gain value setting continuously, for example of setting L/Rch independently, please take the interval time (pulse interval time of SCLATCH signal) more than 1/fso. For example, in the case of fso=48kHz, please take the interval time more than 21µsec.

• The Gain Data and Audio Output Level.

Gain data consists of 13bits (Index part: 5bit, Mantissa part: 8bit). e.g. 10000b(1.0)/1000000b(0.5) means 0.5(0dB).

Table 1-2 Gain data and output level

Gain Data	Polarity	Output absolute maximum value	Output Level
10100/11111111 (b)		15.9375 , 1.0	+30.069dB , +6.021dB
10000/10000000 (b)		≀.0 ≀ 0.5	+0.0210D ≀ 0dB
01111/1111111 (b) ²	+	0.498046875 ≀	-0.0340dB ≀
00000/10000000 (b)		0.5 * 2 ⁻¹⁶ ≀	-96.330dB
00000/00000001 (b) 00000/00000000 (b)		0.00390625 * 2 ⁻¹⁶ infinity zero	-138.474dB


• Calculation method of Gain Value

The way to calculation of Gain value from Gain Data is following equation.

Gain value = 20log [2^{<Index data (decimal value)-16>} × <u>Mantissa Data (decimal value)</u>] dB

www.DataSheet4U.com • Soft Mute

The Soft Mute function is executed by setting of Gain Data as 00000/0000000b (" / " means dividing point between index part and mantissa part). The release from Soft Mute Function must be executed by setting the gain data before soft mute. The Soft mute Function and release from there don't have linear curve but have characteristics of approximate exponential curve.



Characteristics of Soft Mute function

• Operating time of Soft Mute

Total steps from Maximum value(10100b/11111111b) to Minimum value(00000b/0000000b) (128steps/1 index) \times (20index (10100b-10000b)) +256steps = 2816steps. The transition term of up and down depend on 2fso clock.

Therefore, in case of fso=48kHz, T=1/2fso=10.416µsec/step, transition term are following.

From Maximum value (10100b/1111111b) to Minimum value (00000b/0000000b) : 2816T=29.333msec. From 0dB value (10000b/1000000b) to Minimum value (00000b/000000b) : 2304T=24msec

6dB transition term (when over 00000b/10000000b (=-96dB) value) : 128T=1.333msec.


Soft Attenuate

Transition from older Gain Attenuation to newer Gain Attenuation always operates with Soft Mute function. For example, in case of Gain1 > Gain3 > Gain2, transition process is shown below.

At first, GAIN1 is operated, then second, GAIN2 is operated.

In case that GAIN2 is operated faster than GAIN1 of transition completion (refer to "A" situation in figure) GAIN1 is ignored and data approaches at GAIN2.

Further, GAIN3 is operated faster than GAIN2 of transition completion(Refer to "B" or "C" situation in figure), GAIN2 is ignored and data approaches at GAIN3



Soft Attenuate

W۱

it Flag name	Function Explanation	Н	L	INIT
1 MODĚ1	Mode Setting 1		"L" fixed	_
2 MODE2	Mode Setting 2	"H" fixed		_
3 IFMT0	Input Format Salastian	Dofor to the T	able2-1 below	L
IFMT1	Input Format Selection	Relei to the T	ablez-1 below	L
5 IBITO	Setting for Input Word Length	Refer to the T	able2-2 below	L
<u>ibit1</u>	Setting for input word Length		ablez-z below	L
/ ISF0	Input sampling rate selection	Refer to the T	able2-3 below	L
3 ISF1				L
EMPFS1	Fsi selection for De-emphasis Filter	Refer to the Table2-4 below		L
0 EMPFS2				L
1 DF1IMUTE	Zero Mute at DATA input	active	non-active	L
2 DF2IMUTE	Zero Mute at sampling rate converter input	active	non-active	L
3				-
4				-
5				-
6				-
7				_
8				-
9				-
	Asynchronous Detection Flag for Primary Side	Zero Mute	PWM:duty50%	L
1				_
2 PWMMODEC	1 71	Refer to the T	able2-5 below	L
3 PWMMODE1				L
4 PWMHP	Phase of HPOUTL1/R1 based on PWM output for power	Same Phase	Reverse Phase	L

Table 2-1 Selection of input format

bit	Flag Name	MSB First Left Justified	MSB First Right Justified	LSB First Right Justified	l²S
3	IFMT0	L	Н	L	Н
4	IFMT1	L	L	Н	Н

Table 2-2 Setting for Input Data Word Length

bit	Flag Name	16bit	20bit	24bit	Don't use
5	IBIT0	L	L	Н	Н
6	IBIT1	L	Н	L	Н

Table 2-3 Selection of Input Sampling Rate (fsi:32k to 48kHz, 2fsi:64k to 96kHz, and 4fsi:128k to 192kHz)

bit	Flag Name	fsi	2fsi	4fsi	Don`t use
7	ISF0	L	Н	L	Н
8	ISF1	L	L	Н	Н

Table 2-4 Fs selection for De-emphasis filter (De-emphasis is "ON" except for bit9=L and bit10=L)

bit	Flag Name	32.0k	44.1k	48.0k	OFF
9	EMPFS1	Н	L	Н	L
10	EMPFS2	Н	Н	L	L

Table 2-5 Selection PWM Output


k	bit	Flag name	PWM Output Form1	PWM Output Form2	PWM Output Form3	PWM Output Form4
	22	PWMMODE0	L	Н	L	Н
	23	PWMMODE1	L	L	Н	Н

•PWM Output Form2 enables to operate following conditions. MCKSEL=L (Secondary master clock 1024fso) Serial Control System2 Mode; bit16 (NSOBIT) = "H" (5bit) bit 17 (NSSPEED)="L" (16fso)

In case of the setting and release for PWM Output Form 2,

Refer to "The NOTE1 at setting PWM output Form 2" on next page.

- Selection of Input format (bit3,4: IFMT0,1) Refer to Table 2-1.
- Input word length (bit5,6: IBIT0,1) Refer to Table 2-2. This setting is enable the case of MSB First Right justified.
- Selection of Input Sampling Rate (bit7,8 : ISF0,1) Refer to Table 2-3



www.DataSheet4U.com 3. System2 Mode

No setting bits means "Don't care".

					Silleans Dont care .
bit	Flag name	Functional Explanation	Н	L	INIT
1	MODE1	Mode settiing1	"H" fixed		-
2	MODE2	Mode setting2		"L" fixed	-
3	IMCKSEL	Input master clock Selection	512fsi	256fsi	L
4					-
5					-
6	SYNC	Re-synchronization	L ->H : Resyn	chronization	L
7	XFsoOEN	XfsoOUT pin output "enable".	disable	enable	L
8	ASYNCEN2	Asynchronous Detection Flag for secondary Side	enable	disable	L
9	CHSEL	L/R inversion of PWM output pin	active	non-active	L
10	DRPOL	$\Delta\Sigma$ Block : Rch Input Phase	Negative phase	Positive phase	L
11	SRCRST	Sampling Rate Converter Reset	active	non-active	L
12	CHRSEL	L/R inversion of PWM output pin	active	non-active	L
13	GIMUTE	Zero Mute at Gain Control Input Clock	active	non-active	L
14	NSPMUTE	Duty 50% Mute for PWM Output	active	non-active	L
15	PGMUTE	G_MUTE of PWM Output Data	active	non-active	L
16	NSSPEED	$\Delta\Sigma$ Block : Operating Speed	32fso	16fso	L
17	NSOBIT	$\Delta\Sigma$ Block : Setting of Output bit number	5bit (31value)	6bit (63 value)	L
18	DCDRPOL	$\Delta\Sigma$ Block : Rch Phase of AC dithering	Negative phase	Positive phase	L
19	DCDSEL0	$\Delta\Sigma$ Block : DC dithering selection	Refer to T	able 3-1	L
20	DCDSEL1				L
21	ACDRPOL	$\Delta\Sigma$ Block : Rch Phase of AC dithering	Negative phase	Positive phase	L
22	ACDSEL0				L
	ACDSEL1	$\Delta\Sigma$ Block : AC dithering selection	Refer to T	able 3-2	L
24	ACDSEL2				L

Table 3-1 DC dithering selection at $\Delta\Sigma$ block

bit	Flag name	Non dithering	DC dithering 0.1%	DC dithering 0.2%	DC dithering 0.4%
19	DCDSEL0	L	Н	L	Н
20	DCDSEL1	L	L	Н	Н

Table 3-2 AC dithering selection at $\Delta\Sigma$ block

bit	Flag name	Non dithering	AC dithering A	AC dithering C	AC dithering E
22	ACDSEL0	don't care	L	L	L
23	ACDSEL1	L	Н	L	Н
24	ACDSEL2	L	L	Н	Н

Table 3-3 Setting of $\Delta\Sigma$ block operating

bit	Flag / Pin code name	16fso,6bit	16fso,5bit	16fso, 5bit	32fso, 5bit
DIL	r lag / r in code name	10150,0011	10150,501	10150, 301	32150, 3011
16	NSSPEED	L	L	Х	Н
17	NSOBIT	L	Н	Х	Н
Pin	MCKSEL	L (Secondary master clock 1024fso)	L (Secondary master clock 1024fso)	H (Secondary master clock 512fso)	L (Secondary master clock 1024fso)

The selection of primary master clock (bit3: IMCKSEL)

L ... 256fsi

H... 512fsi ("512fsi" are divided into half "256fsi" and operate as primary master clock.)

Re-synchronization (bit6: SYNC)

Refer to Page9 in details on re-synchronous operation. Resynchronization process starts by SYNC rise edge, therefore SYNC level must be fixed to "L" just before SYNC operation.

"Enable" of a XfsoOUT output (bit7:XfsoOEN)

"L" ... Clock Output (enable)

"H"... "L" fixed (disable)

M65881AFP	
Flag to "Enable " of Asynchronous Detection for secondary block (bit8: ASYNCEN2) ASYNCEN2 (bit8) controls "Enable" and "Disable" for secondary asynchronous detector. "L" "disable"	
"H" "enable" Under condition of ASYNCEN2="L", secondary side asynchronous detection is in-effective under asynchronous position, whether Fsol Clock is not inputted, there by M65881AFP does not operate function for instance mute operation.	
Reverse Lch/Rch for PWM Output pins (bit9: CHSEL) * Enable to control for both PWM for Power and Headphone.	
"L" … As it is aligned "H" … Reverse to pin alignment of Lch/Rch	
■ ΔΣ Rch Input Phase (bit10: DRPOL) "L" Same phase ("Through")	
"H"This setting makes $\Delta\Sigma$ Rch Input in reverse, further makes PWM block input phase reverse, ultimately phase becomes positive phase (Input pin and Output pin's phase is same).	
Sampling rate converter block reset (Initialize function) (bit11: SRCRST) "L"normal operation "H" to "L" edgeReset (Initialize function)	
Reverse for R1 and R2 of Output pins. (bit12:CHRSEL).	
"L" As it is aligned "H"Reverse to pin alignment of R1/R2.	
■ Zero Mute of a gain control input (bit13:GIMUTE) "L" …Mute release H… Mute	
Duty 50% Mute of PWM Output (bit14: NSPMUTE) Fixed PWM duty 50% Mute "L"Mute release "H" Mute This function exists also in a pin by the same name. (This Mute function can be get sider NSPMUTE flog or NSPMUTE pin.)	
(This Mute function can be set either NSPMUTE flag or NSPMUTE pin.) Refer to Page13 about a relation with the gain control mode of serial control bit9 and bit 10 (LR independent control).	
G-Mute for PWM Output Data (bit15: PGMUTE) *Enable to PWM both PWM for Power and Headphone. At G-MUTE flag = H, PGMUTE pin fixes each PWM Output as followings. "L" Mute release	
"H" Fixed Mute for PWM Output (Fixed value as follows) <pwm for="" output="" power=""></pwm>	
L1,L2,R1 and R2 : "L" fixed < PWM Output for Headphone, Serial control (system1 mode; bit24) PWMHP="L">	
L1,L2,R1 and R2 : "H" fixed < PWM Output for Headphone, Serial control (system1 mode; bit24) PWMHP="H"> L1, R1 : "L" fixed L2, R2 : "H" fixed	
Δ Σ : operating rate (bit16 : NSSPEED) Refer to the Table 3-3 "L" 16fso	
"H" 32fso *Enable only MCKSEL="L"(1024fso), NSOBIT="H" (Except for this condition, Operating rate automatically becomes 16fso).	
 ΔΣ : The setting of bit length (bit17 : NSOBIT) Refer to the Table 3-3. NSOBIT selects bit length for ΔΣ operation. This is set by force as 5bit at MCKSEL="H". "L" 6bit (63 value) "H" 5bit (31value) 	
■ $\Delta\Sigma$: DC dithering Rch Phase (bit18:DCDRPOL) "L"Same phase "H"Reverse phase	
$\Delta \Sigma$: DC dithering selection (bit19, 20 : DCDSEL0,1) Refer to the Table 3-1.	
■ ΔΣ :AC dithering Rch Phase (bit21 : ACDRPOL) "L"Same phase "H"Reverse phase	
$\Delta \Sigma$: AC dithering selection (bit22, 23, 24 : ACDSEL0, 1, 2) Refer to the Table 3-2.	


WWWACLCHARACTERISTICS

(Ta=25°C, PWMVdd=3.3V, DVdd=1.8V)


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
XfsoIN Duty Ratio	duty(XfsoIN)		40	50	60	%
XfsilN Duty Ratio	duty(XfsilN)	512fsi	30	50	70	%
		256fsi	40	50	60	%
SCSHIFT Pulse time	tw (SCSHIFT)		160			nsec
SCDT Setup time	tsu (SCDT)		80			nsec
SCDT Hold time	th (SCDT)		80			nsec
SCLATCH Pulse Width	tw (SCLATCH)		160			nsec
SCLATCH Setup Time	tsu (SCLATCH)		160			nsec
SCLATCH Hold time	th (SCLATCH)		160			nsec
BCK Pulse Width	tw (BCK)		35			nsec
DATA Setup Time	tsu (DATA)		20			nsec
DATA Hold time	th (DATA)		20			nsec
LRCK Setup time	tsu (LRCK)		20			nsec
LRCK Hold time	th (LRCK)		20			nsec

AC CHARACTERISTICS TIMING CHART


(1)XfsoIN, XfsiIN Duty Ratio




(2)SCSHIFT, SCDT, SCLATCH Input Timing



(3)BCK, DATA, LRCK Input Timing




WWWAPPLICATION EXAMPLE



M65881AFP

DETAILED DIAGRAM OF PACKAGE OUTLINE



moo.U4t99d2stsG.www

www.DataSheet4U.com

Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of

nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's

- application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party. 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



http://www.renesas.com

Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan.