


# M69KB128AB

# 128 Mbit (8Mb x16) 1.8V Supply, Burst PSRAM

Preliminary Data

# Feature summary

- Supply Voltage
  - V<sub>CC</sub> = 1.7 to 1.95V core supply voltage
  - $V_{CCQ}$  = 1.7 to  $V_{CC}$  for I/O buffers
- User-selectable Operating Modes
- www.DataSheet Asynchronous Modes: Random Read, and Write, Page Read
  - Synchronous Modes: NOR-Flash, Full Synchronous (Burst Read and Write)
  - Asynchronous Random Read
    - Access Times: 70ns
  - Asynchronous Page Read
    - Page Size: 4, 8 or 16 Words
    - Subsequent Read Within Page: 20ns
  - Burst Read
    - Fixed Length (4, 8, 16 or 32 Words) or Continuous
    - Maximum Clock Frequency: 80 and 104MHz
    - Output delay: 7ns at 104MHz
  - Low Power Consumption
    - Active Current: < 25mA
    - Standby Current: 200µA
    - Deep Power-Down Current: 10µA
  - Low Power Features
    - Partial Array Self Refresh (PASR)
    - Deep Power-Down (DPD) Mode
  - Operating Temperature
    - −30°C to +85°C



#### M69KB128AB IS ONLY AVAILABLE AS PART OF A MULTI-CHIP PACKAGE

# Contents

1	Sumn	nary description	. 7
2	Signa	I descriptions	10
	2.1	Address Inputs (A0-A22)	10
	2.2	Data Inputs/Outputs (DQ8-DQ15)	10
	2.3	Data Inputs/Outputs (DQ0-DQ7)	10
	2.4	Chip Enable (Ē)	10
www.DataSheet4U.com	2.5	Output Enable (G)	10
www.Ddid3il6ei40.C0ii	2.6	Write Enable ( $\overline{W}$ )	10
	2.7	Upper Byte Enable (UB)	10
	2.8	Lower Byte Enable (LB)	11
	2.9	Clock Input (K)	11
	2.10	Configuration Register Enable (CR)	11
	2.11	Latch Enable ( $\overline{L}$ )	11
	2.12	Wait (WAIT)	11
	2.13	V <sub>CC</sub> Supply Voltage	12
	2.14	V <sub>CCQ</sub> Supply Voltage	12
	2.15	V <sub>SS</sub> Ground	12
	2.16	V <sub>SSQ</sub> Ground	12
3	Powe	r-up	12
4	Low-p	oower modes	13
	4.1	Standby	13
	4.2	Deep Power-Down	13
	4.3	Partial Array Self Refresh	14
5	Stand	lard asynchronous operating modes	15
	5.1	Asynchronous Read and Write modes	15
	5.2	Asynchronous Page Read mode	15
	5.3	Configuration Registers Asynchronous Read and Write	16



6	Sync	hronou	s operating modes17
	6.1	NOR-F	lash Synchronous mode
	6.2	Full Syı	nchronous mode
	6.3	Synchr	onous Burst Read and Write
		6.3.1	Variable Latency
		6.3.2	Fixed Latency
		6.3.3	Row Boundary crossing
	6.4	Synchr	onous Burst Read Interrupt
	6.5	Synchr	onous Burst Write Interrupt 20
	6.6	Synchr	onous Burst Read and Write Suspend
www.DataSheet4U.com	m	-	
7	Conf	iguratio	n registers
	7.1	Program	nming the Registers by the CR controlled method
		7.1.1	Read Configuration Register25
		7.1.2	Program Configuration Register26
	7.2	Program	nming and Reading the Registers by the software method 26
	7.3	Bus Co	nfiguration Register 28
		7.3.1	Operating Mode Bit (BCR15) 28
		7.3.2	Latency Type (BCR14)
		7.3.3	Latency Counter Bits (BCR13-BCR11)
		7.3.4	WAIT Polarity Bit (BCR10) 28
		7.3.5	WAIT Configuration Bit (BCR8) 28
		7.3.6	Driver Strength Bits (BCR5-BCR4) 29
		7.3.7	Burst Wrap Bit (BCR3) 29
		7.3.8	Burst Length Bits (BCR2-BCR0) 29
	7.4		Configuration Register 32
		7.4.1	Page Mode Operation Bit (RCR7) 32
		7.4.2	Deep Power-Down Bit (RCR4)
		7.4.3	Partial Array Refresh Bits (RCR2-RCR0)
	7.5	Device	ID Register
8	Maxi	mum Ra	ating
9	DC a	nd AC p	parameters
10	Part I	Number	ing 62
57			3/64

11	<b>Revision history</b>	-										•		• •	•		• •	• •				•				•		6	;3
----	-------------------------	---	--	--	--	--	--	--	--	--	--	---	--	-----	---	--	-----	-----	--	--	--	---	--	--	--	---	--	---	----

www.DataSheet4U.com



57

# List of tables

Table 1.	Signal names	8
Table 2.	Page mode characteristics	
Table 3.	Standard asynchronous operating modes	
Table 4.	Operating Frequency versus Latency.	
Table 5.	Asynchronous Write Operations (NOR-Flash Synchronous mode)	
Table 6.	Synchronous Read Operations (NOR-Flash Synchronous mode)	
Table 7.	Full Synchronous mode	
Table 8.	Register Selection.	26
Table 9.	Bus Configuration Register Definition	30
Table 10.	Burst type definition	31
Table 11.	Refresh Configuration Register Definition	33
Table 12.	Device ID Register Definition	34
Table 13.	Absolute maximum ratings	
Table 14.	Operating and AC measurement conditions	
Table 15.	Capacitance	
Table 16.	DC characteristics	
Table 17.	Asynchronous Read AC characteristics	
Table 18.	Asynchronous Page Read AC characteristics	
Table 19.	Asynchronous Write AC characteristics	
Table 20.	Clock related AC timings	
Table 21.	Synchronous Burst Read AC characteristics	
Table 22.	Synchronous Burst Write AC characteristics	
Table 23.	Power-Up and Deep Power-Down AC characteristics	
Table 24.	Ordering information scheme	62
Table 25.	Document revision history	63

# List of figures

Figure 1.	Logic diagram	. 8
Figure 2.	Block diagram	
Figure 3.	Latency configuration (Variable Latency mode, no Refresh collision)	23
Figure 4.	Latency configuration (Fixed Latency mode)	23
Figure 5.	Switching from Asynchronous to Synchronous Write operation	24
Figure 6.	Refresh Collision during Synchronous Read Operation in Variable Latency mode	24
Figure 7.	Set Configuration Register (Software Method)	
Figure 8.	Read Configuration Register (Software Method)	
Figure 9.	WAIT configuration example	32
Figure 10.	WAIT polarity	
Figure 11.	AC measurement I/O waveform	
Figure 12. www.DataSheet4U.com	AC Input transitions	
Figure 13.	AC measurement load circuit	
Figure 14.	Asynchronous Random Read AC waveforms	
Figure 15.	Latch Enable Controlled, Asynchronous Random Read AC waveforms	
Figure 16.	Asynchronous Page Read AC waveforms (4 Words)	
Figure 17.	CR Controlled Configuration Register Read followed by Read, Asynchronous mode	
Figure 18.	Chip Enable controlled, Asynchronous Write AC waveforms	
Figure 19.	Upper/Lower Byte Enable controlled, Asynchronous Write AC waveforms	
Figure 20.	Write Enable controlled, Asynchronous Write AC waveforms	
Figure 21.	L controlled, Asynchronous Write AC waveforms.	
Figure 22.	CR controlled Configuration Register Program, Asynchronous mode	
Figure 23.	Clock input AC waveform	
Figure 24.	4-Word Synchronous Burst Read AC waveforms (Variable latency mode)	
Figure 25.	Synchronous Burst Read Suspend and Resume AC waveforms	
Figure 26.	Synchronous Burst Read Showing End-of-Row Condition AC waveforms (No Wrap)	
Figure 27.	Burst Read Interrupted by Burst Read or Write AC waveforms	
Figure 28.	CR Controlled Configuration Register Read followed by Read, Synchronous mode	
Figure 29.	4-Word Synchronous Burst Write AC waveforms (Variable latency mode)	
Figure 30.	Synchronous Burst Write Showing End-of-Row Condition AC waveforms (No Wrap)	
Figure 31.	Synchronous Burst Write Followed by Read AC waveforms (4 Words)	
Figure 32.	Burst Write Interrupted by Burst Write or Read AC waveforms	
Figure 33.	CR Controlled Configuration Register Program, Synchronous mode	
Figure 34.	Power-Up AC waveforms	
Figure 35.	Deep Power-Down entry and exit AC waveforms.	61



# **1** Summary description

The M69KB128AB is a 128 Mbit (134,217,728 bit) PSRAM, organized as 8,388,608 Words by 16 bits. It uses a high-speed CMOS DRAM technology implemented using a one transistor-per-cell topology that achieves bigger array sizes. It provides a high-density solution for low-power handheld applications.

The M69KB128AB is supplied by a 1.7 to 1.95V supply voltage range.

The PSRAM interface supports various operating modes: Asynchronous Random Read and Write, Asynchronous Page Read and Synchronous mode that increases read/write speed.

In Asynchronous Random Read mode, the M69KB128AB is compatible with low power SRAMs. In Asynchronous Page mode the device has much shorter access times within the page that make it is compatible with the industry standard PSRAMs.

www.DataSheet4U.com Two types of Synchronous modes are available:

- Flash-NOR: the device operates in Synchronous mode for read operations and Asynchronous mode for write operations.
- Full Synchronous: the device supports Synchronous transfers for both read and write operations.

The M69KB128AB features three configuration registers:

- Two user-programmable registers used to define the device operation: the Bus Configuration Register (BCR) and the Refresh Configuration Register (RCR).
- A read-only Device ID Register (DIDR) containing device identification.


The Bus Configuration Register (BCR) indicates how the device interacts with the system memory bus. The Refresh Configuration Register (RCR) is used to control how the memory array refresh is performed. At Power-Up, these registers are automatically loaded with default settings and can be updated any time during normal operation.

PSRAMs are based on the DRAM technology, but have a transparent internal self-refresh mechanism that requires no additional support from the system memory microcontroller.

To minimize the value of the Standby current during self-refresh operations, the M69KB128AB includes two system-accessible mechanisms configured via the Refresh Configuration Register (RCR):

- The Partial Array Self Refresh (PASR) performs a limited refresh of the part of the PSRAM array that contains essential data.
- The Deep Power-Down (DPD) mode completely halts the refresh operation. It is used when no essential data is being held in the device.






#### Figure 1. Logic diagram

Table 1. Signal nam	es
A0-A22	Address Inputs
DQ0-DQ15	Data Inputs/Outputs
Ē	Chip Enable Input
CR	Configuration Register Enable Input
G	Output Enable Input
W	Write Enable Input
UB	Upper Byte Enable Input
LB	Lower Byte Enable Input
К	Clock Input
Ē	Latch Enable Input
WAIT	Wait Output
V <sub>CC</sub>	Core Supply Voltage
V <sub>CCQ</sub>	Input/Output Buffers Supply Voltage
V <sub>SS</sub>	Ground
V <sub>SSQ</sub>	Input/Output Buffers Ground

#### Table 1 Signal names



#### Figure 2. Block diagram



1. This functional block diagram illustrates simplified device operation.

57

# 2 Signal descriptions

The signals are summarized in Figure 1: Logic diagram, and Table 1: Signal names.

# 2.1 Address Inputs (A0-A22)

The Address Inputs select the cells in the memory array to access during read and write operations.

# 2.2 Data Inputs/Outputs (DQ8-DQ15)

The Upper Byte Data Inputs/Outputs carry the data to or from the upper part of the selected www.DataSheet4U.com address during a write or read operation, when Upper Byte Enable (UB) is driven Low. When disabled, the Data Inputs/Outputs are high impedance.

# 2.3 Data Inputs/Outputs (DQ0-DQ7)

The Lower Byte Data Inputs/Outputs carry the data to or from the lower part of the selected address during a write or read operation, when Lower Byte Enable ( $\overline{\text{LB}}$ ) is driven Low. When disabled, the Data Inputs/Outputs are high impedance.

# 2.4 Chip Enable ( $\overline{E}$ )

Chip Enable,  $\overline{E}$ , activates the device when driven Low (asserted). When deasserted (V<sub>IH</sub>), the device is disabled and goes automatically in low-power Standby mode or Deep Power-Down mode, according to the RCR settings.

# 2.5 Output Enable (G)

When held Low,  $V_{IL}$ , the Output Enable,  $\overline{G}$ , enables the Bus Read operations of the memory.

# 2.6 Write Enable ( $\overline{W}$ )

Write Enable,  $\overline{W}$ , controls the Bus Write operation of the memory. When asserted (V<sub>IL</sub>), the device is in write mode and write operations can be performed either to the configuration registers or to the memory array.

# 2.7 Upper Byte Enable (UB)

The Upper Byte Enable,  $\overline{\text{UB}}$ , gates the data on the Upper Byte Data Inputs/Outputs (DQ8-DQ15) to or from the upper part of the selected address during a write or read operation.

# 2.8 Lower Byte Enable (LB)

The Lower Byte Enable,  $\overline{LB}$ , gates the data on the Lower Byte Data Inputs/Outputs (DQ0-DQ7) to or from the lower part of the selected address during a write or read operation.

If both  $\overline{LB}$  and  $\overline{UB}$  are disabled (High), the device will disable the data bus from receiving or transmitting data. Although the device will seem to be deselected, it remains in an active mode as long as  $\overline{E}$  remains Low.

# 2.9 Clock Input (K)

The Clock, K, is an input signal to synchronize the memory to the microcontroller or system bus frequency during Synchronous Burst Read and Write operations. The Clock input signal increments the device internal address counter.

www.DataSheet4U.com The addresses are latched on the rising edge of the Clock K, when  $\overline{L}$  is Low during Synchronous Bus operations.

Latency counts are defined from the first Clock rising edge after  $\overline{L}$  falling edge to the first data input latched or the first data output valid.

The Clock input is required during all synchronous operations and must be kept Low during asynchronous operations.

## 2.10 Configuration Register Enable (CR)

When this signal is driven High,  $V_{IH}$ , bus read or write operations access either the value of the Refresh Configuration Register (RCR) or the Bus Configuration Register (BCR) according to the value of A19.

# 2.11 Latch Enable ( $\overline{L}$ )

In Synchronous mode, addresses are latched on the rising edge of the Clock K when the Latch Enable input,  $\overline{L}$  is Low. In Asynchronous mode, addresses are latched on  $\overline{L}$  rising edge.

### 2.12 Wait (WAIT)

The WAIT output signal provides data-valid feedback during Synchronous Burst Read and Write operations. The signal is gated by  $\overline{E}$ . Driving  $\overline{E}$  High while WAIT is asserted may cause data corruption.

Once a read or write operation has been initiated, the WAIT signal goes active to indicate that the M69KB128AB device requires additional time before data can be transferred.

The WAIT signal also is used for arbitration when a Read or Write operation is launched while an on-chip refresh is in progress (see *Figure 6: Refresh Collision during Synchronous Read Operation in Variable Latency mode*).

Typically, the WAIT pin of the M69KB128AB can be connected to a shared WAIT signal used by the processor to coordinate transactions with multiple memories on the synchronous bus.

See Section 3: Power-up for details on the WAIT signal operation.



# 2.13 V<sub>CC</sub> Supply Voltage

The  $V_{CC}$  Supply Voltage is the core supply voltage.

# 2.14 V<sub>CCQ</sub> Supply Voltage

 $V_{CCQ}$  provides the power supply for the I/O pins. This allows all Outputs to be powered independently from the core power supply,  $V_{CC}.$ 

# 2.15 V<sub>SS</sub> Ground

The  $V_{SS}$  Ground is the reference for all voltage measurements.

# www.DataSheet4U.com $V_{SSQ}$ Ground

 $V_{\rm SSQ}$  ground is the reference for the input/output circuitry driven by  $V_{\rm CCQ}.~V_{\rm SSQ}$  must be connected to  $V_{\rm SS}.$ 

# 3 Power-up

To guarantee correct operation, a specific Power-Up sequence must be followed to initialize the M69KB128AB. Power must be applied simultaneously to  $V_{CC}$  and  $V_{CCQ}$ . Once  $V_{CC}$  and  $V_{CCQ}$  have reached a stable level (see *Figure 35: Deep Power-Down entry and exit AC waveforms* and *Figure 34: Power-Up AC waveforms*), the device will require  $t_{VCHEL}$  to complete its self-initialization process. During the initialization period, the  $\overline{E}$  signal must remain High. Once initialization has completed, the device is ready for normal operation.

Initialization will load the Bus Configuration Register (BCR) and the Refresh Configuration Register (RCR) with their default settings (see *Table 9: Bus Configuration Register Definition*, and *Table 11: Refresh Configuration Register Definition*).



#### 4 Low-power modes

#### 4.1 Standby

When the device is in Standby, the current consumption is reduced to the level necessary to perform the memory array refresh operation. The device will enter Standby when a read or write operation is completed, depending on the operating mode (Asynchronous, NOR-Flash Synchronous or Full Synchronous).

For details on how to enter Standby, refer to *Table 3: Standard asynchronous operating* modes, *Table 5: Asynchronous Write Operations (NOR-Flash Synchronous mode)* and *Table 6: Synchronous Read Operations (NOR-Flash Synchronous mode)*.

#### www.Dataheet4U.com Deep Power-Down

Deep Power-Down (DPD) is used by the system memory microcontroller to disable the PSRAM device when its storage capabilities are not needed. All refresh operations are then disabled.

For the device to enter Deep Power-Down, bit 4 of the RCR must be set to '0' and Chip Enable,  $\overline{E}$ , must go High, V<sub>IH</sub>. When the Deep Power-Down is enabled, the data stored in the device may be corrupted and BCR, RCR and DIDR content are saved.

To exit Deep Power-Down, the Chip Enable signal,  $\overline{E}$ , must be held Low,  $V_{IL}$ , for a minimum time of  $t_{EHEL(DP)}$ . Bit 4 of the RCR will be automatically set to '1'. Once the Deep Power-Down is exited, the device will be available for normal operations after  $t_{VCHEL}$  (time to perform an initialization sequence) During this delay, the current consumption will be higher than the specified Standby levels, but considerably lower than the active current. The content of the registers will be restored after Deep Power-Down.

For details on how to enter Deep Power-Down, refer to *Table 3: Standard asynchronous* operating modes, *Table 5: Asynchronous Write Operations (NOR-Flash Synchronous* mode) and *Table 6: Synchronous Read Operations (NOR-Flash Synchronous mode)*.

57

### 4.3 Partial Array Self Refresh

The Partial Array Self Refresh (PASR) performs a limited refresh of part of the PSRAM array. This mechanism enables the device to reduce the Standby current by refreshing only the part of the memory array that contains essential data. Different refresh options can be defined by setting the RCR0 to RCR2 bits of the RCR:

- Full array
- One eighth of the array
- One half of the array
- One quarter of the array
- None of the array.

These memory areas can be located either at the top or bottom of the memory array.

The WAIT signal is used for arbitration when a read/write operation is launched while an onwww.DataSheet4U.com chip refresh is in progress. If locations are addressed while they are undergoing refresh, the WAIT signal will be asserted for additional clock cycles, until the refresh has completed (see *Figure 6: Refresh Collision during Synchronous Read Operation in Variable Latency mode*).

When the refresh operation is completed, the read or write operation will be allowed to continue normally.



### 5 Standard asynchronous operating modes

The M69KB128AB supports Asynchronous Read and Write modes (Random Read, Page Read, Asynchronous Write).

The device is put in Asynchronous mode by setting bit 15 (BCR15) of the BCR to '1'. The Page mode is controlled by the Refresh Configuration Register (bit RCR7).

During asynchronous operations, the WAIT signal should be ignored and the Clock input signal K should be held Low,  $V_{\rm IL}$ .

Refer to *Table 3: Standard asynchronous operating modes* for a detailed description of asynchronous operating modes.

#### www.Dat 5,1et4U.com Asynchronous Read and Write modes

At Power-Up, the device defaults to Asynchronous Random Read mode (bit BCR15 set to '1'). This mode uses the industry standard control bus ( $\overline{E}$ ,  $\overline{G}$ ,  $\overline{W}$ ,  $\overline{LB}$ ,  $\overline{UB}$ ). Read operations are initiated by bringing  $\overline{E}$  and  $\overline{G}$  Low, V<sub>IL</sub>, while keeping  $\overline{W}$  High, V<sub>IH</sub>. Valid data will be gated through the output buffers after the specific access time t<sub>ELOV</sub> has elapsed.

Write operations occur when  $\overline{E}$  and  $\overline{W}$  are Low. During Asynchronous Random Write operations, the  $\overline{G}$  signal is 'don't care' and  $\overline{W}$  will override  $\overline{G}$ . The data to be written is latched on the rising edge of  $\overline{E}$ ,  $\overline{W}$ ,  $\overline{LB}$  or  $\overline{UB}$  (whichever occurs first). The write operation is terminated by de-asserting  $\overline{E}$ ,  $\overline{W}$ ,  $\overline{LB}$  or  $\overline{UB}$ .

The  $\overline{L}$  input can either be used to latch the address or kept Low, V<sub>IL</sub>, during the entire read/write operation.

See *Figure 14* and *Figure 15*, and *Table 17* for details on Asynchronous Read AC waveforms and characteristics and *Figure 18*, *Figure 19*, *Figure 20*, and *Figure 19* for details of Asynchronous Write AC waveforms and characteristics.

#### 5.2 Asynchronous Page Read mode

Asynchronous Page Read mode is enabled by setting RCR7 to '1'. The Latch Enable,  $\overline{L}$ , and the Chip enable  $\overline{E}$  must be held Low,  $V_{II}$  during Asynchronous Page Read operations.

A Page of data is internally read. A memory page may consist of 4, 8 or 16 Words. During a 4-Word page access, all the address bits except A0 to A1 should be fixed. During a 8-Word and 16-Word page access, all address bits are fixed except A0 to A2 and A0 to A3, respectively (see *Table 2: Page mode characteristics*).

The first read operation within the Page has the normal access time  $(t_{AVQV})$ , subsequent reads within the same Page have much shorter access times  $(t_{AVQV1})$ . If the Page changes then the normal, longer timings apply again.

The Page mode is not available for write operations.

See *Figure 16* and *Table 17* for details of the Asynchronous Page Read timing requirements.



Page Size	Page Read Address	Page Read Start Address	Page Read Direction
4 Words	A0-A1	Don't Care	Don't Care
8 Words	A0-A2	Don't Care	Don't Care
16 Words	A0-A3	Don't Care	Don't Care

#### Table 2. Page mode characteristics

## 5.3 Configuration Registers Asynchronous Read and Write

Programming the registers (BCR and RCR) and reading the registers (BCR, RCR and DIDR) can be performed using the CR controlled method in standard Asynchronous mode.

 Table 3.
 Standard asynchronous operating modes

Asynchronous Modes <sup>(1)</sup>	Power	L	Е	w	G	UB	LB	WAIT	CR	A19	A18	A0-A17 A20-A22	DQ0- DQ7	DQ8- DQ15
Word Read					$V_{\text{IL}}$	$V_{\text{IL}}$	$V_{\text{IL}}$		$V_{\text{IL}}$		Val	id	Output Valid	Output Valid
Lower Byte Read				VIH	VIL	VIH	$V_{\text{IL}}$		V <sub>IL</sub>	Valid			Output Valid	High-Z
Upper Byte Read					$V_{\text{IL}}$	V <sub>IL</sub>	$V_{\text{IH}}$	-	V <sub>IL</sub>		Val	id	High-Z	Output Valid
Word Write					х	V <sub>IL</sub>	$V_{\text{IL}}$		V <sub>IL</sub>		Val	id	Input Valid	Input Valid
Lower Byte Write	Active			V <sub>IL</sub>	х	V <sub>IH</sub>	$V_{\text{IL}}$		V <sub>IL</sub>		Val	id	Input Valid	Invalid
Upper Byte Write	(I <sub>CC</sub> )	VIL	V <sub>IL</sub>		х	V <sub>IL</sub>	$V_{\text{IH}}$	Low- Z	V <sub>IL</sub>		Val	id	Invalid	Input Valid
Read Configuration Register (CR Controlled Method)				V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>			10(E X1(D	RCR) BCR) DIDR) 2)	х	BC RCR/I Cont	DIDR
Program Configuration Register (CR Controlled) <sup>(3)</sup>				V <sub>IH</sub>	х	x	х		V <sub>IH</sub>	10(E	RCR) BCR) 2)	BCR/ RCR Data	High	n-Z
No Operation	Active (I <sub>CC</sub> )			х	х	х	Х		V <sub>IL</sub>	х	х	Х	х	(
Deep Power-Down <sup>(4)</sup>	Deep Power- Down (I <sub>CCPD)</sub>	x	VIH	x	х	x	х	High- Z	x	x	x	х	High	n-Z
Standby	Standby (I <sub>PASR</sub> )		V <sub>IH</sub>	Х	Х	Х	Х		V <sub>IL</sub>	х	х	Х	High	n-Z

1. The Clock signal, K, must remain Low in asynchronous operating mode.

2. A18 and A19 are used to select the BCR, RCR or DIDR registers.

3. BCR and RCR only.

Bit 4 of the Refresh Configuration Register must be set to '0', bit 4 (BCR4) of the Bus Configuration Register must be set to '0', and E has to be maintained High, V<sub>IH</sub>, during Deep Power-Down mode.

www



# 6 Synchronous operating modes

The synchronous modes allow high-speed read and write operations synchronized with the clock. Refresh cycles are indicated to the host system by asserting the WAIT signal that, in turn, stalls the microcontroller.

The M69KB128AB supports two types of synchronous modes:

- **NOR-Flash**:- this mode greatly simplifies the interfacing with traditional burst-mode Flash memory microcontrollers.
- Full Synchronous: both read and write are performed in Synchronous mode.

All the options related to the synchronous modes can be configured through the Bus Configuration Register, BCR. In particular, the device is put in Synchronous mode, either NOR-Flash or Full Synchronous, by setting bit BCR15 of the Bus Configuration Register to '0'.

www.DataSheet4U.com

The device will automatically detect whether the NOR-Flash or the Full Synchronous mode is being used by monitoring the Clock, K, and the Latch Enable,  $\overline{L}$ , signals. If a rising edge of the Clock K is detected while  $\overline{L}$  is held Low, V<sub>IL</sub> (active), the device operates in Full Synchronous mode.

### 6.1 NOR-Flash Synchronous mode

In this mode, the device operates in synchronous mode for read operations, and in asynchronous mode for write operations.

Asynchronous write operations are performed at Word level, with  $\overline{LB}$  and  $\overline{UB}$  Low. The data is latched on  $\overline{E}$ ,  $\overline{W}$ ,  $\overline{LB}$ ,  $\overline{UB}$ , whichever occurs first. RCR and BCR registers can be programmed in NOR-Flash Asynchronous Write mode, using the CR controlled method (see Section 7.1: Programming the Registers by the CR controlled method). A Program Configuration Register operation can only be issued if the device is in idle state and no burst operations are in progress. NOR-Flash Asynchronous Write operations are described in Table 5: Asynchronous Write Operations (NOR-Flash Synchronous mode).

Synchronous read operations are also performed at Word level. They are controlled by the state of  $\overline{E}$ ,  $\overline{L}$ ,  $\overline{G}$ ,  $\overline{W}$ ,  $\overline{LB}$  and  $\overline{UB}$  signals when a rising edge of the clock signal, K, occurs. The initial Burst Read access latches the Burst start address. The number of Words to be output is controlled by bits 0 to 2 of the BCR. The first data will be output after a number of clock cycles, also called Latency. NOR-Flash Synchronous Burst Read operations are described in *Table 6: Synchronous Read Operations (NOR-Flash Synchronous mode)*.

When a Burst Write operation is initiated or when switching from NOR-Flash mode to Full Synchronous mode, the delay from  $\overline{E}$  Low to Clock High, t<sub>ELKH</sub> should not exceed 20ns. However, when it is not possible to meet these specifications, special care must be taken to keep addresses stable after driving the Write Enable signal,  $\overline{W}$ , Low.

Write operations are considered as Asynchronous operations until the device detects a valid clock edge and hence the address setup time of  $t_{AVWL}$  must be satisfied (see *Figure 5: Switching from Asynchronous to Synchronous Write operation*).



#### 6.2 Full Synchronous mode

In Full Synchronous mode, the device performs read and write operations synchronously. Synchronous Read and Write operations are performed at Word level.

The initial Burst Read and Write access latches the Burst start address. The number of Words to be output or input during Synchronous Read and Write operations is controlled by bits 0 to 2 of the BCR.

During Burst Read and Write operations, the first data will be output after a number of clock cycles defined by the Latency value.

Programming the registers (BCR and RCR) and reading the registers (BCR, RCR and DIDR) can be performed using the CR controlled method in Full Synchronous mode.

Full Synchronous operations are described in *Table 7: Full Synchronous mode*.

www.DataSheet4U.com 6.3

#### Synchronous Burst Read and Write

During Synchronous Burst Read or Write operations, addresses are latched on the rising edge of the Clock K when  $\overline{L}$  is Low and data are latched on the rising edge of K. The Write Enable,  $\overline{W}$ , signal indicates whether the operation is going to be a read ( $\overline{W}=V_{IH}$ ) or a write ( $\overline{W}=V_{IL}$ ).

The WAIT output will be asserted as soon as a Synchronous Burst operation is initiated and will be deasserted to indicate when data are to be transferred to (or from) the memory array.

The Burst Length is the number of Words to be output or input during a Synchronous Burst Read or Write operation. It can be configured as 4, 8, 16 or 32 Words or continuous through bit BCR0 to BCR2 or the Burst Configuration Register. The Latency defines the number of clock cycles between the beginning of a Burst Read operation and the first data output (counting from the first Clock edge where  $\overline{L}$  was detected Low) or between the beginning of a Burst Write operation and the first data input. The Latency can be set through bits BCR13 to BCR11 of the Bus Configuration Register (see *Table 4: Operating Frequency versus Latency*).

The latency can also be configured to fixed or variable by programming bit BCR14. By default, the Latency Type is set to variable.

Synchronous Read operations are performed in both fixed and variable latency mode while Synchronous Write operations are only performed with fixed latency.

See *Figure 24*, *Note 1*, and *Figure 30*, *Note 31*, for details on Synchronous Read and Write AC waveforms, respectively.

#### 6.3.1 Variable Latency

In Variable Latency mode, the latency programmed in the BCR is not guaranteed and is maintained only if there is no conflict with a refresh operation.

The Latency set in the BCR is applicable only for an initial burst read access, when no refresh request is pending. For a given latency value, the Variable Latency mode allows higher operating frequencies than the Fixed Latency mode (see *Table 4: Operating Frequency versus Latency* and *Figure 3: Latency configuration (Variable Latency mode, no Refresh collision)*).

Burst Write operations are always performed at fixed latency, even if BCR14 is configured to Variable Latency (see Section 6.3.2: Fixed Latency).

Monitoring of the WAIT signal is recommended for reliable operation in this mode.

See *Figure 24*. and *Figure 31* for details on Synchronous Burst Read and Write AC waveforms in Variable Latency mode.

#### 6.3.2 Fixed Latency

The latency programmed in the BCR is the real latency. The number of clock cycles is calculated by taking into account the time necessary for a refresh operation and the time necessary for an initial Burst access. This limits the operating frequency for a given latency value (see *Table 4: Operating Frequency versus Latency* and *Figure 4: Latency configuration (Fixed Latency mode)*).

It is recommended to use the Fixed Latency mode if the microcontroller cannot monitor the www.DataSheet4U.com WAIT signal.

#### 6.3.3 Row Boundary crossing

Row boundary crossings between adjacent rows may occur during Burst Read and Write operations. Row boundary crossings are not handled automatically by the PSRAM.

The microcontroller must stop the Burst operation at the row boundary and restart it at the beginning of the next row. Burst operations must be stopped by driving the Chip Enable signal,  $\overline{E}$ , High, after the WAIT signal falling edge.  $\overline{E}$  must transition:

- Before the third Clock cycle after the WAIT signal goes Low if BCR[8] = 0
- Before the fourth Clock cycle after WAIT signal goes Low if BCR[8] = 1.

Refer to *Figure 26* and *Figure 30* for details on how to manage row boundary crossings during burst operations.

#### 6.4 Synchronous Burst Read Interrupt

Ongoing Burst Read operations can be interrupted to start a new Burst cycle by either of the following means:

- Driving E High, V<sub>IH</sub>, and then Low, V<sub>IL</sub> on the next clock cycle (recommended). If necessary, refresh cycles will be added during the new Burst operation to schedule any outstanding refresh. If Variable Latency mode is set, additional wait cycles will be added if a refresh operation is scheduled during the Synchronous Burst Read Interrupt. WAIT monitoring is mandatory for proper system operation.
- Starting a new Synchronous Burst Read operation without toggling E.

An ongoing Burst Read operation can be interrupted only after the first valid data is output. When a new Burst access starts, I/O signals immediately become high impedance.

### 6.5 Synchronous Burst Write Interrupt

Ongoing Burst Write operations can be interrupted to start a new Burst cycle by either of the following means:

- Driving E High, V<sub>IH</sub>, and then Low, V<sub>IL</sub> on the next clock cycle (recommended),
- Starting a new Synchronous Burst Write without toggling E. Considering that Burst Writes are always performed in Fixed Latency mode, refresh is never scheduled. A maximum Chip Enable, E, low time (t<sub>ELEH</sub>) must be respected for proper device operation.

An ongoing Burst Write can be interrupted only after the first data is input. When a new Burst access starts, I/O signals immediately become high impedance.

See Figure 27: Burst Read Interrupted by Burst Read or Write AC waveforms and Figure 32: Burst Write Interrupted by Burst Write or Read AC waveforms for details on Burst Read and Burst Write interrupt AC waveforms, respectively.

www.DataSheet4U.com

# 6.6 Synchronous Burst Read and Write Suspend

Synchronous Burst Read and Write operations can be suspended by halting the Clock K holding it either High or Low. The status of the I/O signals will depend on the status of Output enable input,  $\overline{G}$ . The device internal address counter is suspended and data outputs become high impedance  $t_{GHQZ}$  after the rising edge of the Output Enable signal,  $\overline{G}$ . It is prohibited to suspend the first data output at the beginning of a Synchronous Burst Read.

See *Figure 25* for details on the Synchronous Burst Read and Write Suspend mechanisms.

During Synchronous Burst Read and Synchronous Burst Write Suspend operations, the WAIT output will be asserted. Bit BCR8 of the Bus Configuration Register is used to configure when the transition of the WAIT output signal between the asserted and the deasserted state occurs with respect to valid data available on the data bus.

Latency	Configured Latency		ency Cycles)	Max Input Clock Frequency (MHz)					
Mode	(Clock Cycles)	Normal	If Refresh Collision	104 MHz	80 MHz				
Variable	2 (3 clock cycles)	3	5	66	52				
(Default) (	3 (4 clock cycles) (default)	4	7	104	80				
	2 (3 clock cycles)		3	33	33				
Fixed	3 (4 clock cycles) (default)		4	52	52				
Latency	4 (5 clock cycles)		5	66	66				
BCR14 = 1	5 (6 clock cycles)		6	75	75				
-	6 (7 clock cycles)		7	104	80				
	All Others		-	-	-				

Table 4.	Operating	Frequency	versus	Latency



Asynchronous Operations	Power	к	Ē	Ē	w	G	UB, LB	WAIT	CR	A19	A18	A0-A22	DQ0-DQ15											
Word Write			$V_{\text{IL}}$	$V_{\text{IL}}$	$V_{\text{IL}}$	Х	$V_{IL}$		$V_{\text{IL}}$		Val	id	Input Valid											
Program Configuration Register (CR Controlled) <sup>(1)</sup>	Active (I <sub>CC</sub> )		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	х	Low- Z	V <sub>IH</sub>	00(F 10(E		RCR/B CR Data	High-Z											
No Operation	Active (I <sub>CC</sub> )	$V_{IL}$	$V_{\text{IL}}$	$V_{IL}$	V <sub>IH</sub>	Х	Х	Х	Х		$V_{\text{IL}}$		Х		Х									
Standby	Standby (I <sub>PASR</sub> )		х	VIH	х	х	Х	High	V <sub>IL</sub>		х		High-Z											
Deep <sup>Sh</sup> Power-Down	Deep Power-Down (I <sub>CCPD)</sub>		x	V <sub>IH</sub>	х	х	х	High- Z	x		х		High-Z											

Table 5. Asynchronous Write Operations (NOR-Flash Synchronous mode)

1. BCR and RCR only.

#### Table 6. Synchronous Read Operations (NOR-Flash Synchronous mode)

Synchronous Operations <sup>(1)</sup>	Power	к	Ē	Ē	w	G	LB, UB	WAIT	CR	A19	A18	A0- A22 <sup>(2)</sup>	DQ15- DQ0
Initial Burst Read		Ĺ	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	х	V <sub>IL</sub>		V <sub>IL</sub>	Valid	Valid	Valid	Output Valid
Subsequent Burst Read		Ĺ	V <sub>IL</sub>	VIH	х	х	V <sub>IL</sub> <sup>(3)</sup>		V <sub>IL</sub>		Х		Output Valid
Read Configuration Register (CR Controlled Method)	Active (I <sub>CC</sub> )	t	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Low-Z	V <sub>IH</sub>	10(E	RCR) BCR) DIDR)	х	RCR/BC R/DIDR Content
No Operation	Active (I <sub>CC</sub> )	$V_{\text{IL}}$	$V_{\text{IL}}$	Х	Х	Х	Х		V <sub>IL</sub>		Х		Х
Standby	Standby (I <sub>PASR</sub> )	V <sub>IL</sub>	VIH	х	х	х	х		V <sub>IL</sub>	Х		Х	
Deep Power-Down	Deep Power- Down (I <sub>CCPD)</sub>	V <sub>IL</sub>	VIH	x	x	x	х	High- Z	х		х		High-Z

1. Burst Read Interrupt, Suspend and Terminate are described in dedicated paragraph of the Section 6: Synchronous operating modes.

2. Except A18 and A19.

3. The above table shows the device behavior if both  $\overline{LB}$  and  $\overline{UB}$  are asserted,  $V_{1L}$ . If either  $\overline{LB}$  or  $\overline{UB}$  is High,  $V_{1H}$ , only one Byte will be input or output, according to the status of  $\overline{W}$ .

57

Synchronous Mode <sup>(1)</sup>	Power	к	Ē	Ē	w	G	LB, UB	WAIT	CR	A19	A18	A0- A22 <sup>(2)</sup>	DQ15- DQ0
Initial Burst Read		Ĺ	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	х	V <sub>IL</sub>		V <sub>IL</sub>	Valid	Valid	Valid	Х
Subsequent Burst Read		t	V <sub>IL</sub>	V <sub>IH</sub>	х	V <sub>IL</sub>	$V_{IL}^{(3)}$		V <sub>IL</sub>	х	;	X	Output Valid
Initial Burst Write		t	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	х		V <sub>IL</sub>	Valid	Valid	Valid	Input Valid
Subsequent Burst Write		t	V <sub>IL</sub>	V <sub>IH</sub>	х	V <sub>IH</sub>	V <sub>IL</sub> <sup>(2)</sup>		х	х	х	х	Input Valid
Program Configuration <sup>ISh</sup> Register (CR Controlled)	Active (I <sub>CC</sub> )	t	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	х	Low-Z	V <sub>IH</sub>		RCR) BCR)	RCR/B CR Data	х
Read Configuration Register (CR Controlled Method)		t	VIL	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>		V <sub>IH</sub>	10(E	RCR) 3CR) DIDR)	x	RCR/B R/ DIDR Conter
No Operation	Active (I <sub>CC</sub> )	V <sub>IL</sub>	V <sub>IL</sub>	х	х	х	Х		V <sub>IL</sub>		х	1	Х
Standby	Standby (I <sub>PASR</sub> )	V <sub>IL</sub>	VIH	х	х	х	х		V <sub>IL</sub>		х		High-Z
Deep Power-Down	Deep Power- Down (I <sub>CCPD)</sub>	V <sub>IL</sub>	V <sub>IH</sub>	x	x	x	х	High-Z	х		х		High-Z

Table 7. Full Synchronous mode


1. Burst Read Interrupt, Suspend, Terminate and Burst Write Interrupt, Suspend and Terminate are described in dedicated paragraph of the Section 6: Synchronous operating modes.

2. Except A18 and A19.


www

3. The above table shows the device behavior if both  $\overline{LB}$  and  $\overline{UB}$  are asserted,  $V_{IL}$ . If either  $\overline{LB}$  or  $\overline{UB}$  is High,  $V_{IH}$ , only one Byte will be input or output, according to the status of  $\overline{W}$ .





#### Figure 3. Latency configuration (Variable Latency mode, no Refresh collision)



1. See *Table 21: Synchronous Burst Read AC characteristics* for details on the synchronous read AC Characteristics shown in the above waveforms.





Figure 5. Switching from Asynchronous to Synchronous Write operation



 Additional Wait states are inserted to allow Refresh completion. The latency is set to 3 clock cycles (BCR13-BCR11 = 010). The WAIT must be active Low, V<sub>IL</sub>, (BCR10 = 0) and asserted during delay (BCR8= 0).

Additional WAIT states inserted to allow Refresh completion

QO

¢1

Q2

Q3

DQ0-DQ15 -



57

AI11275b

# 7 Configuration registers

The M69KB128AB features three registers:

- The Bus Configuration Register (BCR)
- The Refresh Configuration Register (RCR)
- The Device ID Register (DIDR).

BCR and RCR are user-programmable registers that define the device operating mode. They are automatically loaded with default settings during Power-Up, and selected by address bits A18 and A19 (see *Table 8: Register Selection*).

DIDR is a read-only register that contains information about the device identification. It is selected by setting address bit A18 to '1' with A19 'don't care' (see *Table 8: Register Selection*).

www.DataSheet4U.com The configuration registers (only BCR and RCR) can be programmed and read using two methods:

- The CR Controlled Method (or Hardware Method)
- The Software Method.

## 7.1 Programming the Registers by the CR controlled method

#### 7.1.1 Read Configuration Register

The content of a register is read by issuing a read operation with Configuration Register Enable signal, CR, High, V<sub>IH</sub>. Address bits A18 and A19 select the register to be read (see *Table 8: Register Selection*). The value contained in the register is then available on data bits DQ0 to DQ15.

The BCR, RCR and DIDR can be read either in normal asynchronous or synchronous mode.

The CR pin has to be driven high prior to any access.

See *Table 6* and *Table 7* for a detailed description of Configuration register Read by the CR Controlled methods and *Figure 17* and *Figure 28*, CR Controlled Configuration Register Read waveforms in asynchronous and synchronous mode.

57

#### 7.1.2 Program Configuration Register

BCR and RCR registers can be programmed by issuing a bus write operation, in asynchronous or synchronous mode (NOR-Flash or Full Synchronous), with Configuration Register Enable signal, CR, High, V<sub>IH</sub>. Address bits A18 and A19 allow to select between BCR and RCR (see *Table 8: Register Selection*).

In synchronous mode, the values placed on address lines A0 to A15 are latched on the rising edge of  $\overline{L}$ ,  $\overline{E}$ , or  $\overline{W}$ , whichever occurs first.

In asynchronous mode, a register is programmed by toggling  $\overline{L}$  signal.

LB and UB are 'don't care'. The CR pin has to be driven high prior to any access.

Refer to *Table 5* and *Table 7* for a detailed description of Configuration Register Program by the CR Controlled method and to *Figure 22* and *Figure 33*, showing CR controlled Configuration Register Program waveforms in asynchronous and synchronous mode.

Register	Read or Write Operation	A18	A19
RCR	Read/Write	0	0
BCR	Read/Write	0	1
DIDR	Read-Only	1	Х

www.DataSheet4U.com Table 8. Register Selection

# 7.2 Programming and Reading the Registers by the software method

All registers (BCR, RCR, DIDR) can be read by issuing a Read Configuration Register sequence (see *Figure 8: Read Configuration Register (Software Method)*.


BCR and RCR can be programmed by issuing a Set Configuration Register sequence (see *Figure 7: Set Configuration Register (Software Method)*.

The timings will be identical to those described in *Table 17: Asynchronous Read AC characteristics*. The Configuration Register Enable input, CR, is 'don't care'.

Read Configuration Register and Set Configuration Register sequences both require 4 read or write cycles. These cycles will be executed in asynchronous mode, whatever the device operating mode:

- 1. 2 bus read and one bus write cycles to a unique address location, 7FFFFFh, indicate that the next operation will read or write to a configuration register. The data written during the third cycle must be '0000h' to access the RCR, '0001h' to access the BCR and '0002h' to access the DIDR during the next cycle.
- 2. The fourth cycle reads from or writes to the configuration register.

The timings for programming and reading the registers by the software method are identical to the asynchronous write and read timings.




#### Figure 7. Set Configuration Register (Software Method)

1. Only the Bus Configuration Register (BCR) and the Refresh Configuration Register (RCR) can be modified.

- 2. To program the BCR or the RCR on last bus write cycle, DQ0-DQ15 must be set to '0001h' and '0000' respectively.
- 3. The highest order address location is not modified during this operation.
- 4. The control signal  $\overline{E}$  must be toggled as shown in the above figure.





1. To read the BCR, RCR or DIDR on last bus read cycle, DQ0-DQ15 must be set to '0001h', '0000' and '0002' respectively.

2. The highest order address location is not modified during this operation.

3. The control signal  $\overline{E}$  must be toggled as shown in the above figure.

### 7.3 Bus Configuration Register

The Bus Configuration Register (BCR) defines how the PSRAM interacts with the system memory bus. All the device operating modes are configured through the BCR, except the Page mode which is configured through the RCR.

Refer to *Table 9* for the description of the Bus Configuration Register Bits.

#### 7.3.1 Operating Mode Bit (BCR15)

The Operating Mode bit allows the Synchronous mode or the Asynchronous mode (default setting) to be selected. Selecting the Synchronous mode will allow the device to operate either in NOR Flash mode or in full Synchronous Burst mode.

The device will automatically detect that the NOR Flash mode is being used by monitoring a rising edge of the Clock signal, K, when L is Low. If this should not be the case, the device operates in full Synchronous mode.

#### 7.3.2 Latency Type (BCR14)

The Latency Type bit is used to configure the latency type. When the Latency Type bit is set to '0', the device operates in variable latency mode (only available for Synchronous Read mode). When it is '1', the fixed latency mode is selected and the latency is defined by the values of bits BCR13 to BCR11.

Refer to Table 3 and Table 4 for examples of fixed and variable latency configuration.

#### 7.3.3 Latency Counter Bits (BCR13-BCR11)

The Latency Counter bits are used to set the number of clock cycles between the beginning of a read or write operation and the first data output or input.

The Latency Counter bits can only assume the values shown in *Table 9: Bus Configuration Register Definition* (see also *Figure 3* and *Figure 4*).

#### 7.3.4 WAIT Polarity Bit (BCR10)

The WAIT Polarity bit indicates whether the WAIT output signal is active High or Low. As a consequence, it also determines whether the WAIT signal requires a pull-up or pull-down resistor to maintain the de-asserted state (see *Figure 10: WAIT polarity*).

By default, the WAIT output signal is active High.

#### 7.3.5 WAIT Configuration Bit (BCR8)

The system memory microcontroller uses the WAIT signal to control data transfer during Synchronous Burst Read and Write operations.

The WAIT Configuration bit is used to determine when the transition of the WAIT output signal between the asserted and the deasserted state occurs with respect to valid data available on the data bus. When the Wait Configuration bit is set to '0', data is valid or invalid on the first Clock rising edge immediately after the WAIT signal transition to the deasserted or asserted state. When the Wait Configuration bit is set to '1' (default settings), the WAIT signal transition occurs one clock cycle prior to the data bus going valid or invalid.

See Figure 9: WAIT configuration example for an example of WAIT configuration.



#### 7.3.6 Driver Strength Bits (BCR5-BCR4)

The Driver Strength bits allow to set the output drive strength to adjust to different data bus loading. Normal driver strength (full drive) and reduced driver strength (half drive and a quarter drive) are available.

By default, outputs are configured at 'half drive" strength.

#### 7.3.7 Burst Wrap Bit (BCR3)

Burst Read operations can be confined inside the 4, 8, 16 or 32 Word boundary (wrap) or allowed to step across the boundary (no wrap). The Burst Wrap bit is used to select between 'wrap' and 'no wrap'. If the Burst Wrap bit is set to '1' (no wrap), the device outputs data sequentially regardless of burst boundaries. When Continuous Burst operation is selected, the internal address switches to 000000h if the read address passes the last address. By default, Burst wrap is disabled (see also *Table 10: Burst type definition*).

www.DataSheet4U.com

#### 7.3.8 Burst Length Bits (BCR2-BCR0)

The Burst Length bits set the number of Words to be output or input during a Synchronous Burst Read or Write operation. They can be set for 4 Words, 8 Words, 16 Words, 32 Words or Continuous Burst (default settings), where all the Words are output or input sequentially regardless of address boundaries (see also *Table 10: Burst type definition*).



	Address Bits	Bus Configuration Register Bits	Name	Value	Description				
	A15	BCR15	Operating Mode Bit	0	Synchronous Mode (NOR Flash or Full Synchronous Mode)				
			Dit	1	Asynchronous Mode (Default)				
	A14 BCR14			0	Variable Latency (Default)				
	A14	DUK 14	Latency Type	1 Fixed Latency					
				010	3 Clock Cycles				
				011	4 Clock Cycles (Default)				
		BCR13-	Latency Counter	100	5 Clock Cycles				
www.Date	1Sh <b>A134A.Co</b> m	BCR11	Bits	101	6 Clock Cycles				
				110	7 Clock Cycles				
				Other Configuration	7 Clock Cycles Configurations Reserved <sup>(1)</sup> WAIT Active Low				
				0	WAIT Active Low				
	A10	BCR10	WAIT Polarity Bit	1	WAIT Active High (default).See <i>Figure 10: WAIT polarity</i> .				
	A9	-	-	Must be set to '0'	Reserved <sup>(1)</sup>				
	4.0	5050	Wait	0	WAIT Asserted During Delay (see <i>Figure 9: WAIT configuration example</i> ).				
	A8	BCR8	Configuration Bit	1	WAIT Asserted One Clock Cycle Before Delay (Default)				
	A7-A6	-	-	Must be set to '0'	Reserved <sup>(1)</sup>				
				00	Full Drive				
			Driver Strength	01	1/2 Drive (Default)				
	A5-A4	BCR5-BCR4	BCR5-BCR4 Bits		1/4 Drive				
				11	Reserved <sup>(1)</sup>				
	10	DODO		0	Wrap				
	A3	BCR3	Burst Wrap Bit	1	No Wrap (Default)				
				001	4 Words				
				010	8 Words				
	AO AO		Dunct Low oth D'	011	16 Words				
	A2-A0	BCR2-BCR0	Burst Length Bit	100	32 Words				
				111	Continuous Burst (default)				
				Other Configurations Reserved <sup>(1)</sup>					

 Table 9.
 Bus Configuration Register Definition

1. Programming the BCR with reserved value will force the device to use the default register settings.


57

	Mode	Start Add	4 Words (Sequential) BCR2- BCR0=001b	8 Words (Sequential) BCR2-BCR0=010b	16 Words (Sequential) BCR2-BCR0=011b	32 Words (Sequential) BCR2-BCR0=100b	Continuous Burst BCR2-BCR0=111b
		0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-314-15	0-1-2-330-31	0-1-2-3511
		1	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-414-15-0	1-2-330-31-0	1-2-3-4510-511-
		2	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-515-0-1	2-3-431-0-1	2-3-4-5-6511-
		3	3-0-1-2	3-4-5-6-7-0-1-2	3-4-515-0-1-2	3-4-531-0-1-2	3-4-5511-
		4		4-5-6-7-0-1-2-3	4-515-0-1-2-3	4-5-631-0-1-2-3	4-5511-
	(,0	5		5-6-7-0-1-2-3-4	5-6-715-0-14	5-6-731-0-14	5-6-7511-
www.Date		et <b>\$</b> U.c	om	6-7-0-1-2-3-4-5	6-7-815-0-15	6-7-831-0-15	6-7-8511-
	BC	7		7-0-1-2-3-4-5-6	7-8-915-0-16	7-8-931-0-16	7-8-9511-
	Wrap (						
	>	14			14-15-0-1-213	14-1531-013	14511-
		15			15-0-1-214	15-0-131-0 14	15511-
		30				30-31-028-29	30511-
		31				31-0-129-30	31511-
		0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-314-15	0-1-2-330-31	0-1-2-3511
		1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-315-16	1-2-3-432	1-2-3-4512-
		2	2-3-4-5	2-3-4-5-6-7-8-9	2-3-417	2-3-433	2-3-4-5513-
		3	3-4-5-6	3-4-5-6-7-8-9-10	3-4-518	3-4-534	3-4-5514-
	(,	4		4-5-6-7-8-9-10-11	4-5-619	4-5-635	4-5-6515-
	ap (BCR3='1')	5		5-6-7-8-9-10-11-12	5-6-720	5-6-736	5-6-7516-
	BCF	6		6-7-8-9-10-11-12-13	6-7-821	6-7-837	6-7-8517-
	ap (	7		7-8-9-10-11-12-13-14	7-8-922	7-8-938	7-8-9518-
	No Wra						
	Ż	14			14-1529	14-15-1646	14525-
		15			15-16-1730	15-16-1747	15526-
		30				30-31-028-62	30541-
		31				31-0-129-63	31542-


#### Table 10. Burst type definition











### 7.4 Refresh Configuration Register

The role of the Refresh Configuration Register (RCR) is:

- to define how the self refresh of the PSRAM array is performed,
- to select the Deep Power-Down mode,
- to enable Page Read operations.

Refer to Table 11 for the description of the Refresh Configuration Register Bits.

#### 7.4.1 Page Mode Operation Bit (RCR7)

The Page Mode operation bit determines whether the Asynchronous Page Read mode is enabled. At power-up, the RCR7 bit is set to '0', and the Asynchronous Page Read mode is disabled.



www.D

#### 7.4.2 Deep Power-Down Bit (RCR4)

The Deep Power-Down bit enables or disables all refresh-related operations. The Deep Power-Down mode is enabled when the RCR4 bit is set to '0', and remains enabled until this bit is set to '1'. At power-up, the Deep Power-Down mode is disabled.

See the Section 4.2: Deep Power-Down for more details.

#### 7.4.3 Partial Array Refresh Bits (RCR2-RCR0)

The Partial Array Refresh bits allow refresh operations to be restricted to a portion of the total PSRAM array. The refresh options can be full array, one half, one quarter, one eighth or none of the array. These memory areas can be located either at the top or bottom of the memory array. By default, the full memory array is refreshed.

 Table 11.
 Refresh Configuration Register Definition

ataSheet4U.com Address Bits	Refresh Configuration Register Bits	Name	Value	Description
A15-A8	-	-	Must be set to '0'	Reserved
A7	RCR7	Page Mode	0	Page Read Mode Disabled (Default)
A/		Operation Bit	1	Page Read Mode Enabled
A6-A5	-	-	Must be set to '0'	Reserved
A4	RCR4	Deep Power-	0	Deep Power-Down Enabled
A4	KUK4	Down Bit	1	Deep Power-Down Disabled (Default)
A3	-	-	Must be set to '0'	Reserved
			000	Full Array Refresh (Default)
			001	Refresh of the Bottom Half of the Array
			010	Refresh of the Bottom Quarter of the Array
A2-A0	RCR2-RCR0	Partial Array	011	Refresh of the Bottom Eighth of the Array
AZ-AU	KUKZ-KUKU	Refresh Bits	100	None of the Array
			101	Refresh of the Top Half of the Array
			110	Refresh of the Top Quarter of the Array
			111	Refresh of the Top Eighth of the Array



# 7.5 Device ID Register

The Device ID Register (DIDR) is a read-only register that contains the Manufacturer code. It is preprogrammed by STMicroelectronics and cannot be modified by the user.

Refer to Table 12 for the description of the Bus Configuration Register Bits.

Table 12.	Device ID Regis	ster Definition			
Address Bits	Device ID Register Bits	Name	Value	Description	
A 4 F		Dow Longth	0	128 Words	
A15	DIDR15	Row Length	1	256 Words	
			0000	A	
			0001	В	
A14-A11	DIDR14-DIDR11	Design Version	0010	С	
A14-A11	DIDR 14-DIDR 11	Design version	0011	D	
			1111	Р	
			Other Configurations Reserved		
A10-A8			000	16 Mbits	
	DIDR10-DIDR8		001	256 Mbits	
		Device Density	010	64 Mbits	
		Device Density	011	128 Mbits	
			100	32 Mbits	
			Other Configurations Reserved		
			001	1.0	
A7-A5	DIDR7-DIDR5	PSRAM Generation	010	1.5	
			011	2.0	
			Other Conf	igurations Reserved	
			00001	Cypress	
			00010	Infineon	
A4-A0	DIDR4-DIDR0	Device ID	00011	Micron	
		Device iD	00100	Renesas	
			01111	STMicroelectronics	
			Other Configurations Reserved		

Table 12. Device ID Register Definition





# 8 Maximum Rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

	Symbol	Parameter	Min.	Max.	Unit
www.DataSheet4U.com	T <sub>A</sub>	Ambient Operating Temperature	-30	+85	°C
	T <sub>STG</sub>	Storage Temperature	-55	150	°C
	V <sub>CC</sub>	Core Supply Voltage	-0.2	2.45	V
	V <sub>CCQ</sub>	Input/Output Buffer Supply Voltage	-0.2	2.45	V
	V <sub>IO</sub>	Input or Output Voltage	-0.2	2.45	V

Table 13. Absolute maximum ratings



# 9 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 14: Operating and AC measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.


	Parameter <sup>(1)</sup>	Min	Мах	Unit
www.DataSheet411.com	V <sub>CC</sub> Supply Voltage	1.7	1.95	V
	V <sub>CCQ</sub> Input/Output Buffer Supply Voltage	1.7	1.95	V
	Load Capacitance (CL)	3	0	pF
	Output Circuit Protection Resistance (R)	5	0	Ω
	Input Pulse Voltages <sup>(2)</sup>	0	V <sub>CC</sub>	V
	Input and Output Timing Ref. Voltages <sup>(2)</sup>	V <sub>C</sub>	<sub>C</sub> /2	V
	Input Rise Time $t_r$ and Fall Time $t_f^{(2)(3)}$		1	V/ns

 Table 14.
 Operating and AC measurement conditions

1. All voltages are referenced to  $V_{SS}$ .


- 2. V<sub>CC</sub>=V<sub>CCQ</sub>
- 3. Referenced to  $V_{SS}$ .

#### Figure 11. AC measurement I/O waveform




1. Logic states '1' and '0' correspond to AC test inputs driven at V<sub>CCQ</sub> and V<sub>SS</sub> respectively. Input timings begin at V<sub>CCQ</sub>/2 and output timings end at V<sub>CCQ</sub>/2.

#### Figure 12. AC Input transitions







### Figure 13. AC measurement load circuit

www.DataSheet4U.com

#### Table 15. Capacitance

Symbol	Parameter	Test Condition	Min.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz,	2	6	pF
C <sub>IO</sub>	Data Input/Output Capacitance	$V_{IN} = 0V$	3.5	6	pF

57

ww

Symbol	Parameter	Refreshed Array	Test Co	onditio	ns	Min.	Тур.	Max.	Unit
V <sub>OH</sub> <sup>(1)</sup>	Output High Volta	ge	I <sub>OH</sub> = -	I <sub>OH</sub> = -0.2mA		0.8V <sub>CCQ</sub>			V
$V_{OL}^{(1)}$	Output Low Voltag	je	I <sub>OL</sub> =	0.2mA	۱.			0.2V <sub>CCQ</sub>	V
V <sub>IH</sub> <sup>(2)</sup>	Input High Voltage	9				V <sub>CCQ</sub> -0.4		V <sub>CCQ</sub> + 0.2	V
V <sub>IL</sub> <sup>(3)</sup>	Input Low Voltage	1				-0.2		0.4	V
I <sub>LI</sub>	Input Leakage Cu	rrent	V <sub>IN</sub> = 0	to V <sub>C0</sub>	CQ			1	μA
I <sub>LO</sub>	Output Leakage C	Current	$\overline{G} = V_{IH}$	or $\overline{E} =$	V <sub>IH</sub>			1	μA
15 <b> cc1</b> (4)	Asynchronous Read/Write Random at t <sub>RC</sub> min		$V_{IN} = 0V \text{ or}$ $V_{CCQ},$ $I_{OUT} = 0mA,$ $\overline{E} = V_{IL}$		70ns			25	mA
I <sub>CC2</sub> <sup>(4)</sup>	Asynchronous Page Read		$V_{IN} = 0V \text{ or}$ $V_{CCQ}$ $I_{OUT} = 0mA,$ $\overline{E} = V_{IL}$		70ns			15	mA
I <sub>CC3</sub> <sup>(4)</sup>	Burst, Initial Read	/Write	$V_{IN} = 0V \text{ or } V_C$	CQ	104MHz			35	mA
ICC3	Access		$I_{OUT} = 0mA, \overline{E} =$	= V <sub>IL</sub>	80MHz			30	mA
I <sub>CC4R</sub> <sup>(4)</sup>	Continuous Burst	Read	$V_{IN} = 0V \text{ or } V_C$		104MHz			30	mA
'CC4R		nouu	$I_{OUT} = 0mA, \overline{E} =$	= V <sub>IL</sub>	80MHz			25	mA
I <sub>CC4W</sub> <sup>(4)</sup>	Continuous Burst	Write	$V_{IN} = 0V \text{ or } V_C$		104MHz			35	mA
00400		i	$I_{OUT} = 0 \text{mA}, \overline{E} =$	= V <sub>IL</sub>	80MHz			30	mA
		Full Array						200	μA
	Partial Array	1/2 Array	V <sub>IN</sub> = 0V	/ or Va				170	μA
I <sub>PASR</sub> <sup>(4)</sup>	Refresh Standby Current	1/4 Array	$\overline{E} = 1$	V <sub>CCQ</sub>				155	μA
		1/8 Array						150	μA
(5)		None			_			140	μA
$I_{SB}^{(5)}$	Standby Current		$V_{IN} = 0V \text{ or } V$					200	μA
I <sub>CCPD</sub>	Deep-Power Dow	n Current	V <sub>IN</sub> = 0V V <sub>CC</sub> , V <sub>CCQ</sub> = 1.				3	10	μA

#### Table 16. DC characteristics

1. BCR5-BCR4 = 01 (default settings).

2. Input signals may overshoot to  $V_{CCQ}$ + 1.0V for periods of less than 2ns during transitions.

3. Output signals may undershoot to  $V_{\mbox{SS}}$  – 1.0V for periods of less than 2ns during transitions.

4. This parameter is specified with all outputs disabled to avoid external loading effects. The user must add the current required to drive output capacitance expected for the actual system.

 I<sub>SB</sub> maximum value is measured at +85°C with PAR set to Full Array. In order to achieve low standby current, all inputs must be driven either to V<sub>CCQ</sub> or V<sub>SSQ</sub>. I<sub>SB</sub> might be slightly higher for up to 500ms after Power-up, or when entering Standby mode.



	Symbol Alt.		Parameter <sup>(1)</sup>	70	ns	Unit	
	Symbol	Alt.			Max		
	t <sub>AVQV</sub>	t <sub>AA</sub>	Address Valid to Output Valid		70	ns	
	t <sub>AVLH</sub> t <sub>RHLH</sub>	t <sub>AVS</sub>	Address Valid to $\overline{L}$ High Configuration Register High to $\overline{L}$ High	5		ns	
	t <sub>BLQV</sub>	t <sub>BA</sub>	Upper/Lower Byte Enable Low to Output Valid		70	ns	
	t <sub>BHQZ</sub> <sup>(2)</sup>	t <sub>BHZ</sub>	Upper/Lower Byte Enable High to Output Hi-Z		8	ns	
	t <sub>BLQX</sub> <sup>(3)</sup>	t <sub>BLZ</sub>	Upper/Lower Byte Enable Low to Output Transition	10		ns	
	t <sub>ELTV</sub>	t <sub>CEW</sub>	Chip Enable Low to WAIT Valid	1	7.5	ns	
	t <sub>ELQV</sub>	t <sub>CO</sub>	Chip Enable Low to Output Valid		70	ns	
www.Date	:Shee <b>t<u>∉ii</u>,g</b> om	t <sub>CVS</sub>	Chip Enable Low to L High	7		ns	
	t <sub>EHEL</sub>	t <sub>CPH</sub>	Chip Enable High between Subsequent Asynchronous Operations	5		ns	
	t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>HZ</sub>	Output Enable High to Output Hi-Z Chip Enable High to Output Hi-Z		8	ns	
	t <sub>ELQX</sub> <sup>(3)</sup>	t <sub>LZ</sub>	Chip Enable Low to Output Transition	10		ns	
	t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid		20	ns	
	t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>OHZ</sub>	Output Enable Low to Output Hi-Z		8	ns	
	t <sub>GLQX</sub> <sup>(3)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output Transition	3		ns	
	t <sub>AVAX</sub>	t <sub>RC</sub>	Read Cycle Time	70		ns	
	t <sub>LLLH</sub>	t <sub>VP</sub>	Latch Enable Low Pulse Width	5		ns	
	t <sub>LHLL</sub>	t <sub>VPH</sub>	Latch Enable High Pulse Width	10		ns	
	t <sub>LLQV</sub>	t <sub>AADV</sub>	Latch Enable Low to Output Valid		70	ns	
	t <sub>LHAX</sub> t <sub>LHRL</sub>	t <sub>AVH</sub>	Latch Enable High to Address Transition Latch Enable High to Configuration Register Low	2		ns	

Table 17. Asynchronous Read AC characteristics

1. These timings have been obtained in the measurement conditions described in Table 14: Operating and AC measurement conditions and Figure 13: AC measurement load circuit.

2. The Hi-Z timings measure a 100mV transition from either  $V_{OH}$  or  $V_{OL}$  to  $V_{CCQ}/2.$ 

3. The Low-Z timings measure a 100mV transition from the Hi-Z ( $V_{CCQ}$ /2) level to either  $V_{OH}$  or  $V_{OL}$ .

#### Table 18. Asynchronous Page Read AC characteristics

Symbol	Alt.	Parameter <sup>(1)</sup>	70	Unit	
Symbol	AIL.	Falameter	Min	Max	Unit
t <sub>AVQV1</sub>	t <sub>APA</sub>	Page Access Time	20		ns
t <sub>AVAV</sub>	t <sub>PC</sub>	Page Cycle Time	20		ns
t <sub>ELEH</sub>	t <sub>CEM</sub>	Maximum Chip Enable Pulse Width		4	μs
t <sub>AVQX</sub>	t <sub>OH</sub>	Data Hold from Address Change	5		ns

1. These timings have been obtained in the measurement conditions described in Table 14: Operating and AC measurement conditions and Figure 13: AC measurement load circuit.

57




Figure 14. Asynchronous Random Read AC waveforms







Figure 15. Latch Enable Controlled, Asynchronous Random Read AC waveforms





1. Any address can be used as starting address.

	ι.	-	_
1	1		7
4		9	7

41/64




Figure 17. CR Controlled Configuration Register Read followed by Read, Asynchronous mode

1. A18-A19 must be set to '00b' to select RCR, '01b' to select the BCR and '1Xb' to select the DIDR.



W

O week at	Alt. Parameter <sup>(1)</sup>	70	11		
Symbol	Alt.	Parameter	Min	Max	Unit
t <sub>AVBL</sub> , t <sub>AVEL</sub> , t <sub>AVWL</sub> , t <sub>LLWL</sub>	t <sub>AS</sub>	Address Set-up to Beginning of Write Operation	0		ns
t <sub>AVLH</sub> , t <sub>RHLH</sub>	t <sub>AVS</sub>	Address Valid to Latch Enable High Configuration Register High to Latch Enable High	5		ns
t <sub>AVWH</sub> , t <sub>AVEH</sub> , t <sub>AVBH</sub>	t <sub>AW</sub>	Address Set-up to End of Write Operation	70		ns
t <sub>AVAX</sub>	t <sub>WC</sub>	Write Cycle Time	70		ns
t <sub>BLBH</sub> , t <sub>BLEH</sub> t <sub>BLWH</sub>	t <sub>BW</sub>	Upper/Lower Byte Enable Low to End of Write Operation	70		ns
Shee <mark>t</mark> 411.com	t <sub>CEW</sub>	Chip Enable Low to WAIT Valid	1	7.5	ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	Chip Enable High between Subsequent Asynchronous Operations	5		ns
t <sub>ELLH</sub>	t <sub>CVS</sub>	Chip Enable Low to L High	7		ns
<sup>t</sup> ELWH <sup>t</sup> ELEH t <sub>ELBH</sub>	t <sub>CW</sub>	Chip Enable Low to End of Write Operation	70		ns
t <sub>EHDX</sub> , t <sub>WHDX</sub> , t <sub>BHDX</sub>	t <sub>DH</sub>	Input Hold from Write	0		ns
t <sub>ELWH</sub> , t <sub>DVBH</sub> , t <sub>DVEH</sub> t <sub>DVWH</sub>	tDW	Input Valid to Write Setup Time	20		ns
t <sub>EHTZ</sub> , t <sub>BHTZ</sub> <sup>(2)</sup>	t <sub>HZ</sub>	Chip Enable High to WAIT Hi-Z <u>LB/UB</u> High to WAIT Hi-Z Write Enable High to WAIT Hi-Z		8	ns
t <sub>LHAX</sub> , t <sub>LHRL</sub>	t <sub>AVH</sub>	Latch Enable High to Address Transition or Latch Enable High to Configuration Register Low	2		ns
t <sub>LLLH</sub>	t <sub>VP</sub>	Latch Enable Low Pulse Width	5		ns
t <sub>LHLL</sub>	t <sub>VPH</sub>	Latch Enable High Pulse Width	10		ns
t <sub>LLWH</sub>	t <sub>VS</sub>	Latch Enable Low to Write Enable High	70		ns
t <sub>WHQZ</sub>	t <sub>WHZ</sub>	Beginning of Asynchronous Write to Data Output Hi-Z		10	ns
$t_{WLBH}, t_{WLEH}, t_{WLWH}^{(3)}$	t <sub>WP</sub>	Write Pulse Width	45		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable Pulse Width High	10		ns
t <sub>WHAX</sub> , t <sub>EHAX</sub> , t <sub>BHAX</sub>	t <sub>WR</sub>	Write Recovery Time	0		ns


Table 19. Asynchronous Write AC characteristics

1. These timings have been obtained in the measurement conditions described in *Table 14: Operating and AC measurement conditions* and *Figure 13: AC measurement load circuit*.

2. The Hi-Z timings measure a 100mV transition from either V<sub>OH</sub> or V<sub>OL</sub> to V<sub>CCQ</sub>/2. The Low-Z timings measure a 100mV transition from the Hi-Z (V<sub>CCQ</sub>/2) level to either V<sub>OH</sub> or V<sub>OL</sub>.

3.  $\overline{W}$  Low time must be limited to  $t_{\text{EHEL}}.$ 





### Figure 18. Chip Enable controlled, Asynchronous Write AC waveforms

1. Data Inputs are Hi-Z if  $\overline{E}$  is High, V<sub>IH</sub>.






Figure 19. Upper/Lower Byte Enable controlled, Asynchronous Write AC waveforms

1. Data Inputs are Hi-Z if  $\overline{E}$  is High, V<sub>IH</sub>.

57

45/64




Figure 20. Write Enable controlled, Asynchronous Write AC waveforms

1. Data Inputs are Hi-Z if  $\overline{E}$  is High, V<sub>IH</sub>.







Figure 21. L controlled, Asynchronous Write AC waveforms

1. Data Inputs are Hi-Z if  $\overline{E}$  is High, V<sub>IH</sub>.

57



#### Figure 22. CR controlled Configuration Register Program, Asynchronous mode

1. Only the content of the Bus Configuration Register (BCR) and Refresh Configuration Register (RCR) can be modified.

- 2. Data Inputs/Outputs are not used.
- 3. The Opcode is the value to be written the configuration register.
- 4.  $\overline{W}$  must go High after  $\overline{L}$  goes High

5. CR is latched on the rising edge of  $\overline{L}$ . There is no setup requirement of CR with respect to  $\overline{E}$ .

#### Table 20.Clock related AC timings

Symbol	Alt.	Parameter	104	MHz	80 N	Unit	
Symbol	Symbol Alt.	Falameter	Min.	Max.	Min.	Max.	Om
f <sub>CLk</sub>	f <sub>CLk</sub>	Clock frequency		104		80	MHz
t <sub>KHKH</sub>	t <sub>CLK</sub>	Clock Period	9.62		12.5		ns
t <sub>R</sub> t <sub>F</sub>	t <sub>KHKL</sub>	Clock Rise Time Clock Fall Time		1.6		1.8	ns
t <sub>KHKL</sub> t <sub>KLKH</sub>	t <sub>KP</sub>	Clock High to Clock Low Clock Low to Clock High	3		4		ns
t <sub>KHDZ</sub>	t <sub>KHZ</sub>	Clock High to Output Hi-Z	3	8	3	8	ns
t <sub>KHDX</sub>	t <sub>KLZ</sub>	Clock High to Output Transition	2	5	2	5	ns

	Cumhal	A 14	Parameter <sup>(1)</sup>	104	MHz	80	MHz	11
	Symbol	Alt.	Parameter	Min.	Max.	Min.	Max.	Unit
	t <sub>AVQV</sub>	t <sub>AA</sub>	Address Valid to Output Valid (Fixed Latency)		70		70	ns
	t <sub>LLQV</sub>	t <sub>AADV</sub>	Latch Enable Low to Output Valid (Fixed Latency)		70		70	ns
	t <sub>KHQV1</sub>	t <sub>ABA</sub>	Burst to Read Access Time (Variable Latency)		35		46	ns
	t <sub>KHQV2</sub>	t <sub>ACLK</sub>	Clock High to Output Delay		7		9	ns
	t <sub>GLQV</sub>	t <sub>BOE</sub>	Delay From Output Enable Low to Output Valid in Burst mode		20		20	ns
	t <sub>EHEL</sub> <sup>(2)</sup>	t <sub>CBPH</sub>	Chip Enable High between Subsequent Operations in Full-Synchronous or NOR-Flash mode.	5		6		ns
www.Date	uStelej4(2)co	ont <sub>CEM</sub>	Chip Enable Pulse Width		4		4	μs
	t <sub>ELTV</sub> t <sub>LLTV</sub>	t <sub>CEW</sub>	Chip Enable Low to WAIT Valid Latch Enable Low to WAIT Valid	1	7.5	1	7.5	ns
	t <sub>ELQV</sub>	t <sub>CO</sub>	Chip Enable Low to Output Valid		70		70	ns
	t <sub>ELKH</sub>	t <sub>CSP</sub>	Chip Enable Low to Clock High	3		4		ns
	t <sub>KHAX</sub> t <sub>KHBH</sub> t <sub>KHWL</sub> t <sub>KHEH</sub> t <sub>KHLH</sub>	t <sub>HD</sub>	Hold Time From Active Clock Edge	2		2		ns
	t <sub>EHQZ</sub> t <sub>EHTZ</sub> <sup>(3)</sup>	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z or WAIT Hi-Z		8		8	ns
	t <sub>KHTX</sub> t <sub>KHTV</sub>	t <sub>KHTL</sub>	Clock High to WAIT Valid		7		9	ns
	t <sub>KHQX1</sub>	t <sub>KLZ</sub>	Clock High to Output Transition	2	5	2	5	ns
	t <sub>KHQX2</sub>	t <sub>KOH</sub>	Output Hold from Clock High	2		2		ns
	t <sub>GHQZ</sub> <sup>(3)</sup>	t <sub>OHZ</sub>	Output Enable High to Output Hi-Z		8		8	ns
	t <sub>GLQX</sub> <sup>(4)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output Transition	3		3		ns
	t <sub>avkh</sub> t <sub>rhkh</sub> t <sub>qvkh</sub> t <sub>llkh</sub> t <sub>blkh</sub>	t <sub>SP</sub>	Set-up Time to Active Clock Edge	3		3		ns

Table 21. Synchronous Burst Read AC characteristics

1. These timings have been obtained in the measurement conditions described in Table 14: Operating and AC measurement conditions and Figure 13: AC measurement load circuit.


2. A refresh opportunity must be offered every t<sub>ELEH</sub>. A refresh opportunity is possible either if  $\overline{E}$  is High during the rising edge of K; or if  $\overline{E}$  is High for longer than 15ns.

3. The Hi-Z timings measure a 100mV transition from either  $V_{\text{OH}}$  or  $V_{\text{OL}}$  to  $V_{\text{CCQ}}/2.$ 


4. The Low-Z timings measure a 100mV transition from the Hi-Z (V<sub>CCQ</sub>/2) level to either V<sub>OH</sub> or V<sub>OL</sub>.



# Figure 23. Clock input AC waveform








1. The Latency is set to 3 clock cycles (BCR13-BCR11 = 101). The WAIT signal is active Low (BCR10=0), and is asserted during delay (BCR8=0).

57




#### Figure 25. Synchronous Burst Read Suspend and Resume AC waveforms

1. The latency Type (BCR14) can be set to fixed or variable during Burst Read Suspend operations. The Latency is set to 3 clock cycles (BCR13-BCR11 = 101). The WAIT signal is active Low (BCR10=0), and is asserted during delay (BCR8=0).

2. During Burst Read Suspend operations, the Clock signal must be stable (High or Low).

3.  $\overline{G}$  can be held Low, V<sub>IL</sub>, during Burst Suspend operations. If so, data output remain valid.

57



#### Figure 26. Synchronous Burst Read Showing End-of-Row Condition AC waveforms (No Wrap)

1. The WAIT signal is active Low (BCR10=0), and is asserted during delay (BCR8=0).







Figure 27. Burst Read Interrupted by Burst Read or Write AC waveforms

 The latency Type (BCR14) can be set to fixed or variable. The Latency is set to 3 clock cycles (BCR13-BCR11 = 101). WAIT is active Low (BCR10=0), and is asserted during delay (BCR8=0). All Burst operations are given for variable latency and no refresh collision.

2. The Burst Read is interrupted during the first allowable clock cycle, i.e. after the first data is received by the microcontroller.

- 3. E can remain Low, V<sub>IL</sub>, between burst operations, but it must not remain Low for longer than t<sub>ELEH</sub>.
- If the latency is variable, WAIT is asserted t<sub>KHTV</sub> after L is clocked Low. If the latency is fixed, WAIT is asserted t<sub>LLTV</sub> after L falling edge.

53/64



#### Figure 28. CR Controlled Configuration Register Read followed by Read, Synchronous mode

1. A18-A19 must be set to '00b' to select RCR, '01b' to select BCR and '1Xb' to select the DIDR.



			ichronous Burst Write AC characteri		MHz	80	ИНz	
	Symbol	Alt.	Parameter <sup>(1)</sup>	Min	Max	Min	Max	Unit
	t <sub>AVWL</sub> t <sub>LLWL</sub> <sup>(2)</sup>	t <sub>AS</sub>	Address Set-up to Beginning of Write Operation	0		0		ns
	t <sub>avkh</sub> t <sub>dvkh</sub> t <sub>wlkh</sub> t <sub>llkh</sub> t <sub>blkh</sub> t <sub>whkh</sub> t <sub>whwl</sub>	t <sub>SP</sub>	Set-up Time to Active Clock Edge	3		3		ns
www.DataSheet4U.com	t <sub>EHEL</sub> <sup>(3)</sup>	t <sub>CBPH</sub>	Chip Enable High between Subsequent Operations in Full-Synchronous or NOR- Flash mode.	5		6		ns
	t <sub>ELEH</sub> <sup>(3)</sup>	t <sub>CEM</sub>	Maximum Chip Enable Low Pulse		4		4	μs
	t <sub>ELTV</sub> t <sub>LLTV</sub>	t <sub>CEW</sub>	Chip Enable Low to WAIT Valid	1	7.5	1	7.5	ns
	t <sub>ELKH</sub>	t <sub>CSP</sub>	Chip Enable Low to Clock High	3		4		ns
	t <sub>KHAX</sub> t <sub>KHRL</sub> t <sub>KHLH</sub> t <sub>KHDX</sub> t <sub>KHEH</sub> t <sub>KHBH</sub> t <sub>KHWH</sub>	t <sub>HD</sub>	Hold Time From Active Clock Edge	3		3		ns
	t <sub>KHLL</sub>	t <sub>KADV</sub>	Last Clock Rising Edge to Latch Enable Low	15		15		ns
	t <sub>EHDZ</sub> t <sub>EHTZ</sub> <sup>(4)</sup>	t <sub>HZ</sub>	Chip Enable High to Input Hi-Z or WAIT Hi-Z		8		8	ns
	t <sub>KHTV</sub> tKHTX	t <sub>KHTL</sub>	Clock High to WAIT Valid or Low		7		9	ns
	t <sub>LHAX</sub>	t <sub>AVH</sub>	Latch Enable High to Address Transition (Fixed Latency)	2		2		ns

Table 22. Synchronous Burst Write AC characteristics

1. These timings have been obtained in the measurement conditions described in *Table 14: Operating and AC measurement conditions* and *Figure 13: AC measurement load circuit*.

2.  $t_{AVWL}$  and  $t_{LLWL},$  are required if  $t_{ELKH} {\sf >}$  20ns.

 A refresh opportunity must be offered every t<sub>ELEH</sub>. A refresh opportunity is possible either if E is High during the rising edge of K; or if E is High for longer than 15ns.

4. The Hi-Z timings measure a 100mV transition from either  $V_{\text{OH}}$  or  $V_{\text{OL}}$  to  $V_{\text{CCQ}}/2.$ 



55/64






Figure 29. 4-Word Synchronous Burst Write AC waveforms (Variable latency mode)

The Latency is set to 3 clock cycles (BCR13-BCR11 = 101). The WAIT signal is active Low (BCR10=0), and asserted during delay (BCR8=0).

2. The WAIT signal must remain asserted for LC clock cycles (LC Latency code), whatever the Latency mode (fixed or variable).

3.  $t_{AVLL}$  and  $t_{LLWL}$ , are required if  $t_{ELKH}$ > 20ns.






Figure 30. Synchronous Burst Write Showing End-of-Row Condition AC waveforms (No Wrap)

1. The WAIT signal is active Low (BCR10=0), and is asserted during delay (BCR8=0).

57




Figure 31. Synchronous Burst Write Followed by Read AC waveforms (4 Words)

1. The Latency type can set to fixed or variable mode. The Latency is set to 3 clock cycles (BCR13-BCR11 = 101). The WAIT signal is active Low (BCR10=0), and is asserted during delay (BCR8=0).

2. E can remain Low between the Burst Read and Burst Write operation, but it must not be held Low for longer than t<sub>ELEH</sub>.






Figure 32. Burst Write Interrupted by Burst Write or Read AC waveforms

 The latency Type (BCR14) can be set to fixed or variable. The Latency is set to 3 clock cycles (BCR13-BCR11 = 101). WAIT is active Low (BCR10=0), and is asserted during delay (BCR8=0). All Burst operations are given for variable latency and no refresh collision.

2. The Burst Write is interrupted during the first allowable clock cycle, i.e. after the first Word written to the memory.

3. E, can remain Low, VIL, between burst operations, but it must not remain Low for longer than t<sub>ELEH</sub>.






Figure 33. CR Controlled Configuration Register Program, Synchronous mode

1. Only the Configuration Register (BCR) and the Refresh Configuration Register (RCR) can be modified.

- 2. Data Inputs/Outputs are not used.
- 3. The Opcode is the value to be written in the Configuration Register.
- 4. A19 gives the Configuration Register address.
- 5. CR initiates the Configuration Register Access.




5

Table 25.		p and Deep i owei-Down Ao enalacteristics			
Symbol Alt.		Parameter	Min	Max	Unit
t <sub>VCHEL</sub>	t <sub>PU</sub>	Initialization delay after Power-Up or Deep Power-Down Exit	150		μs
t <sub>EHEL(DP)</sub>	t <sub>DPD</sub>	Deep Power-Down Entry to Deep Power-Down Exit	10		μs
t <sub>ELEH(DP)</sub>	t <sub>DPDX</sub>	Chip Enable Low to Deep Power-Down Exit	10		μs


#### Table 23. Power-Up and Deep Power-Down AC characteristics

## Figure 34. Power-Up AC waveforms



1. Power must be applied to  $V_{\mbox{CC}}$  prior to or at the same time as  $V_{\mbox{CCQ}}.$ 

#### Figure 35. Deep Power-Down entry and exit AC waveforms



# 10 Part Numbering

Ordering information scheme

Table 24.

# W 8 M69 K B 128 A B Example: С **Device Type** M69 = PSRAM Mode K = Bare Die www.DataSheet4U.com **Operating Voltage** $B = V_{CC} = 1.7$ to 1.95V, Burst, Address/Data bus standard x16 **Array Organization** 128 = 128 Mbit (8Mb x16) **Option 1** A = 1 Chip Enable **Option 2** B = B Die **Maximum Clock Frequency** C = 80MHz max clock frequency in burst Read mode D = 104MHz max clock frequency in burst Read mode Package W = Wafer form **Operating Temperature**

8 = -30 to  $85 \,^{\circ}C$ 

The notation used for the device number is as shown in *Table 24*. Not all combinations are necessarily available. For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest STMicroelectronics Sales Office.



# 11 Revision history

### Table 25. Document revision history

Date	Revision	Changes
07-Jul-2006	1	Initial release.

www.DataSheet4U.com



63/64

#### Please Read Carefully:

www.DataSheet4U.com Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com