

# M69KM096AA


## 64 Mbit (4 Mb x16), 83MHz clock rate, 1.8V Supply, Multiplexed I/O, Bare Die, Burst PSRAM

**Preliminary Data** 

### Feature summary

- Supply Voltage
  - $V_{CC}$  = 1.7 to 1.95V core supply voltage
  - $V_{CCQ}$  = 1.7 to  $V_{CC}$  for I/O buffers
- Multiplexed Address/Data bus
- Asynchronous Operating Modes
  - Random Read: 70ns access time
  - Asynchronous Write
- Synchronous modes
  - Synchronous Read: Fixed length (4-, 8-, 16-, and 32-Word) or continuous burst Clock Frequency: 83MHz (max)
  - Synchronous Write: continuous burst
- Low Power Consumption
  - Active Current: < 25mA
  - Standby Current: 140µA
  - Deep Power-Down Current: < 10µA</li>
- Low Power Features
  - Partial Array Self-Refresh (PASR)
  - Deep Power-Down (DPD) Mode
  - Automatic Temperature-compensated Self-Refresh
- Operating Temperature
  - − −30°C to +85°C

The M69KM096AA is only available as part of a multi-chip package Product.



www.st.com

# Contents

1	Sum	mary description
2	Sign	al descriptions
	2.1	Address Inputs (A16-A21) 9
	2.2	Address Inputs or Data Input/Outputs (ADQ0-ADQ15)
	2.3	Chip Enable (E)
	2.4	Output Enable (G)
	2.5	Write Enable (W)
	2.6	Upper Byte Enable (UB) 9
	2.7	Lower Byte Enable (LB) 10
	2.8	Clock Input (K) 10
	2.9	Configuration Register Enable (CR) 10
	2.10	Latch Enable (L) 10
	2.11	Wait (WAIT)
	2.12	V <sub>CC</sub> Supply Voltage 11
	2.13	V <sub>CCQ</sub> Supply Voltage 11
	2.14	V <sub>SS</sub> Ground
	2.15	V <sub>SSQ</sub> Ground
3	Powe	er-up
4	Low	power modes
	4.1	Standby
	4.2	Deep Power-Down
	4.3	Partial Array Self Refresh
	4.4	Automatic Temperature Compensated Self Refresh
5	Stan	dard Asynchronous operating modes
	5.1	Asynchronous Read and Write modes
	5.2	Configuration Registers Asynchronous Read and Write
6	Sync	chronous operating modes16

57

Contents

	6.1	NOR-Fla	ash Synchronous mode
	6.2	Full Syn	chronous mode
	6.3	Synchro	nous Burst Read and Write 17
		6.3.1	Variable Latency
		6.3.2	Fixed Latency
		6.3.3	Row Boundary Crossing
		6.3.4	Synchronous Burst Read Interrupt
	6.4	Synchro	onous Burst Write Interrupt 18
	6.5	Synchro	phous Burst Read and Write Suspend
7	Config	guration	n Registers
	7.1	Program	nming and Reading Registers using the CR controlled method 24
		7.1.1	Read Configuration Register
		7.1.2	Program Configuration Register
	7.2	Program	nming and Reading the registers using the software method 25
	7.3	Bus Cor	nfiguration Register
		7.3.1	Operating Mode Bit (BCR15)
		7.3.2	Latency Type (BCR14)
		7.3.3	Latency Counter Bits (BCR13-BCR11)
		7.3.4	WAIT Polarity Bit (BCR10)
		7.3.5	WAIT Configuration Bit (BCR8)27
		7.3.6	Driver Strength Bits (BCR5-BCR4)
		7.3.7	Burst Wrap Bit (BCR3)
		7.3.8	Burst Length Bits (BCR2-BCR0)
	7.4	Refresh	Configuration Register 32
		7.4.1	Deep Power-Down Bit (RCR4) 32
		7.4.2	Partial Array Refresh Bits (RCR2-RCR0)
	7.5	Device I	D Register
8	Maxin	num rat	ing
9	DC an	nd AC pa	arameters
10	Part n	umberi	ng 57
11	Revis	ion hist	ory

# List of tables

Table 1.	Signal Names	7
Table 2.	Standard asynchronous operating modes	
Table 3.	Asynchronous Write Operations (NOR-Flash Synchronous Mode)	
Table 4.	Synchronous Read Operations (NOR-Flash Synchronous mode)	
Table 5.	Full Synchronous mode	21
Table 6.	Register Selection.	25
Table 7.	Bus Configuration Register Definition	29
Table 8.	Burst Type Definition	30
Table 9.	Variable Latency Counter Configuration	31
Table 10.	Fixed Latency Counter Configuration	31
Table 11.	Refresh Configuration Register Definition	32
Table 12.	Device ID Register Definition	33
Table 13.	Absolute Maximum Ratings	34
Table 14.	Operating and AC measurement conditions	35
Table 15.	Capacitance	36
Table 16.	DC characteristics	36
Table 17.	Asynchronous Read AC characteristics	
Table 18.	Asynchronous Write AC characteristics	44
Table 19.	Clock Related AC characteristics	45
Table 20.	Synchronous Burst Read AC characteristics	50
Table 21.	Synchronous Burst Write AC characteristics	55
Table 22.	Power-Up and Deep Power-Down AC characteristics	56
Table 23.	Ordering Information Scheme	57
Table 24.	Document Revision History	58



57

# List of figures

<b>F</b> :		-
Figure 1.		
Figure 2.	Functional block diagram	
Figure 3.	Variable Latency Mode, No Refresh Collision	
Figure 4.	Fixed Latency Mode	
Figure 5.	Refresh Collision during Synchronous Burst Read in Variable Latency Mode 2	
Figure 6.	Set Configuration Register (software method) 2	
Figure 7.	Read Configuration Register (software method) 2	26
Figure 8.	WAIT Configuration Example	31
Figure 9.	WAIT Polarity	31
Figure 10.	AC Measurement I/O Waveform	35
Figure 11.	AC Input Transitions	
Figure 12.	AC Measurement Load Circuit	
Figure 13.	Asynchronous Random Read AC waveforms	38
Figure 14.	CR Controlled Configuration Register Read Followed by Read, Asynchronous Mode	39
Figure 15.	Asynchronous Write AC waveforms	<b>1</b> 1
Figure 16.	Asynchronous Write followed by Read AC waveforms.	12
Figure 17.	CR Controlled Configuration Register Program, Asynchronous mode	13
Figure 18.	Clock input AC waveform	ł5
Figure 19.	4-Word Synchronous Burst Read AC waveforms (Variable Latency Mode)	ł6
Figure 20.	Synchronous Burst Read Suspend and Resume AC waveforms	<b>1</b> 7
Figure 21.	Burst Read Showing End-of-Row Condition AC waveforms (No Wrap)4	18
Figure 22.	CR Controlled Configuration Register Read Followed by Read, Synchronous Mode 4	19
Figure 23.	4-Word Synchronous Burst Write AC waveforms (Variable Latency Mode)	51
Figure 24.	Burst Write Showing End-of-Row Condition AC waveforms (No Wrap)	52
Figure 25.	Synchronous Burst Write Followed by Read AC waveforms (4 Words)	53
Figure 26.	CR Controlled Configuration Register Program, Synchronous Mode.	
Figure 27.	Power-Up AC waveforms	
Figure 28.	Deep Power-Down Entry and Exit AC waveforms	

### 1 Summary description

The M69KM096AA is a 64 Mbit (67,108,864 bit) PSRAM, organized as 4,194,304 Words by 16 bits. It uses a high-speed CMOS DRAM technology implemented using a one transistorper-cell topology that achieves bigger array sizes. It provides a high-density solution for lowpower handheld applications.

The device operates from a 1.7 to 1.95V supply voltage. It has a 16-bit data bus. To reduce the number of pins. the first sixteen address lines are multiplexed with the Data Input/Output signals on the multiplexed address/data bus ADQ0-ADQ15. The remaining address lines A16-A21 are the MSB addresses.

The PSRAM interface supports various operating modes:

- Asynchronous Random Read and Write when operating in one of these modes, the M69KM096AA is compatible with low power SRAMs.
- Synchronous modes that increase read and write speeds. Two types of Synchronous modes are available:
  - Flash-NOR: the device operates in Synchronous mode for read operations and Asynchronous mode for write operations.
  - Full Synchronous: the device supports Synchronous transfers for both read and write operations.

The M69KM096AA features three registers:


- The Bus Configuration Register (BCR) and the Refresh Configuration Register (RCR): user-programmable configuration registers, which are used to define the device operation.
- A read-only Device ID Register (DIDR) containing device identification information.

The Bus Configuration Register (BCR) indicates how the device interacts with the system memory bus. The Refresh Configuration Register (RCR) is used to control how the memory array refresh is performed. At Power-Up, these registers are automatically loaded with default settings and can be updated any time during normal operation.

PSRAMs are based on the DRAM technology, but have a transparent internal self-refresh mechanism that requires no additional support from the system memory microcontroller. To minimize the value of the Standby current during self-refresh operations, the M69KM096AA includes three system-accessible mechanisms configured via the Refresh Configuration Register (RCR):

- Partial Array Self Refresh (PASR) performs a limited refresh of the part of the PSRAM array that contains essential data.
- Deep Power-Down (DPD) mode completely halts the refresh operation. It is used when no essential data is being held in the device.
- Automatic Temperature Compensated Self Refresh (TCSR) adjusts the refresh rate according to the operating temperature.






#### Figure 1. Logic Diagram

#### Table 1.Signal Names

Address Inputs					
Address Inputs or Data Input/Outputs					
Chip Enable Input					
Configuration Register Enable Input					
Output Enable Input					
Write Enable Input					
Upper Byte Enable Input					
Lower Byte Enable Input					
Clock Input					
Latch Enable Input					
Wait Output					
Core Supply Voltage					
Input/Output Buffers Supply Voltage					
Ground					
Input/Output Buffers Ground					





1. This functional block diagram illustrates simplified device operation.



### 2 Signal descriptions

The signals are summarized in Figure 1: Logic Diagram, and Table 1: Signal Names.

### 2.1 Address Inputs (A16-A21)

The Address Inputs A16-A21 are used in conjunction with ADQ0 to ADQ15, to select the cells in the memory array that are accessed during read and write operations.

### 2.2 Address Inputs or Data Input/Outputs (ADQ0-ADQ15)

ADQ0-ADQ15 support multiplexed address/data sequencing. They are used to input addresses to the memory array, or to program data in the memory array. Addresses are internally latched during Read and Write operations.

ADQO-ADQ15 are also used to define the value to be loaded into the BCR or the RCR, along with A16- A21 address Inputs.

### 2.3 Chip Enable ( $\overline{E}$ )

Chip Enable,  $\overline{E}$ , activates the device when driven Low (asserted). When de-asserted (V<sub>IH</sub>), the device is disabled and goes automatically in low-power Standby mode or Deep Power-Down mode, according to the RCR settings.

### 2.4 Output Enable (G)

When held Low,  $V_{IL}$ , the Output Enable,  $\overline{G}$ , enables the Bus Read operations of the memory.

### 2.5 Write Enable ( $\overline{W}$ )

Write Enable,  $\overline{W}$ , controls the Bus Write operation of the memory. When asserted (V<sub>IL</sub>), the device is in write mode and write operations can be performed either to the configuration registers or to the memory array.

### 2.6 Upper Byte Enable (UB)

The Upper Byte Enable,  $\overline{UB}$ , gates the data on the Upper Byte of the Address Inputs/ Data Inputs/Outputs (ADQ8-ADQ15) to or from the upper part of the selected address during a write or read operation.



### 2.7 Lower Byte Enable (LB)

The Lower Byte Enable,  $\overline{LB}$ , gates the data on the Lower Byte of the Address Inputs/Data Input/Outputs (ADQ0-ADQ7) to or from the lower part of the selected address during a write or read operation.

If both  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  are disabled (High), the device will disable the data bus from receiving or transmitting data. Although the device will seem to be deselected, it remains in an active mode as long as  $\overline{\text{E}}$  remains Low.

### 2.8 Clock Input (K)

The Clock, K, is an input signal to synchronize the memory to the microcontroller or system bus frequency during Synchronous Burst Read and Write operations. The Clock input signal increments the device internal address counter. The addresses are latched on the rising edge of the Clock K, when  $\overline{L}$  is Low during Synchronous Bus operations.

Latency counts are defined from the first Clock rising edge after  $\overline{L}$  falling edge to the first data input latched or the first data output valid.

The Clock input is required during all synchronous operations and must be kept Low during asynchronous operations.

### 2.9 Configuration Register Enable (CR)

When this signal is driven High,  $V_{IH}$ , bus read or write operations access either the value of the Refresh Configuration Register (RCR) or the Bus Configuration Register (BCR) according to the value of A19.

### 2.10 Latch Enable ( $\overline{L}$ )

In Synchronous mode, addresses are latched on the rising edge of the Clock K when the Latch Enable input,  $\overline{L}$  is Low. In Asynchronous mode, addresses are latched on  $\overline{L}$  rising edge.

### 2.11 Wait (WAIT)

The WAIT output signal provides data-valid feedback during Synchronous Burst Read and Write operations. The signal is gated by  $\overline{E}$ . Driving  $\overline{E}$  High while WAIT is asserted may cause data corruption.

Once a read or write operation has been initiated, the WAIT signal goes active to indicate that the M69KM096AA device requires additional time before data can be transferred.

The WAIT signal also is used for arbitration when a Read or Write operation is launched while an on-chip refresh is in progress (see *Figure 5: Refresh Collision during Synchronous Burst Read in Variable Latency Mode*). Typically, the WAIT pin of the M69KM096AA can be connected to a shared WAIT signal used by the processor to coordinate transactions with multiple memories on the synchronous bus.

See Section 3: Power-up for details on the WAIT signal operation.

### 2.12 V<sub>CC</sub> Supply Voltage

The  $V_{CC}$  Supply Voltage is the core supply voltage.

### 2.13 V<sub>CCQ</sub> Supply Voltage

 $V_{CCQ}$  provides the power supply for the I/O pins. This allows all Outputs to be powered independently from the core power supply,  $V_{CC}\!$ 

### 2.14 V<sub>SS</sub> Ground.

The V<sub>SS</sub> Ground is the reference for all voltage measurements.

### 2.15 V<sub>SSQ</sub> Ground

 $V_{SSQ}$  ground is the reference for the input/output circuitry driven by  $V_{CCQ}.~V_{SSQ}$  must be connected to  $V_{SS}.$ 



### 3 Power-up

To guarantee correct operation, a specific Power-Up sequence must be followed to initialize the M69KM096AA. Power must be applied simultaneously to  $V_{CC}$  and  $V_{CCQ}$ . Once  $V_{CC}$  and  $V_{CCQ}$  have reached a stable level (see *Figure 28: Deep Power-Down Entry and Exit AC waveforms* and *Figure 27: Power-Up AC waveforms*), the device will require t<sub>VCHEL</sub> to complete its self-initialization process. During the initialization period, the  $\overline{E}$  signal must remain High. Once initialization has completed, the device is ready for normal operation.

Initialization will load the Bus Configuration Register (BCR) and the Refresh Configuration Register (RCR) with their default settings (see *Table 7: Bus Configuration Register Definition*, and *Table 11: Refresh Configuration Register Definition*).

### 4 Low-power modes

### 4.1 Standby

When the device is in Standby, the current consumption is reduced to the level necessary to perform the memory array refresh operation. The device will enter Standby when a read or write operation is completed, depending on the operating mode (asynchronous, synchronous).

For details on how to enter Standby, refer to *Table 2: Standard asynchronous operating* modes, *Table 3: Asynchronous Write Operations (NOR-Flash Synchronous Mode)* and *Table 4: Synchronous Read Operations (NOR-Flash Synchronous mode)*.

### 4.2 Deep Power-Down

Deep Power-Down (DPD) is used by the system memory microcontroller to disable the PSRAM device when its storage capabilities are not needed. All refresh operations are then disabled.

For the device to enter Deep Power-Down mode, bit 4 of the RCR must be set to '0' and Chip Enable,  $\overline{E}$ , must go High, V<sub>IH</sub>. When the Deep Power-Down is enabled, the data stored in the device may be corrupted and the BCR, the RCR and DIDR contents are saved.

The device exits from Deep Power-Down mode when the Chip Enable signal,  $\overline{E}$ , has been Low again for a minimum time of t<sub>ELEH(DP)</sub> (see *Table 22: Power-Up and Deep Power-Down AC characteristics* and *Figure 27: Power-Up AC waveforms*).

Bit 4 of the RCR will be automatically set to '1'. Once the Deep Power-Down is exited, the device will be available for normal operations after t<sub>VCHEL</sub> (time to perform an initialization sequence) During this delay, the current consumption will be higher than the specified Standby levels, but considerably lower than the active current. The content of the registers will be restored after Deep Power-Down.

For details on how to enter Deep Power-Down, refer to *Table 2: Standard asynchronous* operating modes, *Table 3: Asynchronous Write Operations (NOR-Flash Synchronous Mode)* and *Table 4: Synchronous Read Operations (NOR-Flash Synchronous mode)*.

57

### 4.3 Partial Array Self Refresh

The Partial Array Self Refresh (PASR) performs a limited refresh of part of the PSRAM array. This mechanism enables the device to reduce the Standby current by refreshing only the part of the memory array that contains essential data. Different refresh options can be defined by setting the RCR0 to RCR2 bits of the RCR:

- Full array
- One eighth of the array
- One half of the array
- One quarter of the array
- None of the array

These memory areas can be located either at the top or bottom of the memory array.

The WAIT signal is used for arbitration when a read/write operation is launched while an onchip refresh is in progress. If locations are addressed while they are undergoing refresh, the WAIT signal will be asserted for additional clock cycles, until the refresh has completed (see *Figure 5: Refresh Collision during Synchronous Burst Read in Variable Latency Mode*). When the refresh operation is completed, the read or write operation will be allowed to continue normally.

### 4.4 Automatic Temperature Compensated Self Refresh

The leakage current of DRAM capacitive storage elements increases with the temperature. At lower temperatures, the refresh rate can be decreased to minimize the Standby current.

The M69KM096AA is based on DRAM architecture, consequently it requires increasingly frequent refresh operations to maintain data integrity as the temperature increases. The Automatic Temperature Compensated Self Refresh mechanism (TCSR) that the devices feature, automatically adjusts the refresh rate depending on the operating temperature.



### 5 Standard Asynchronous operating modes

The M69KM096AA supports Asynchronous Read and Write modes (Random Read, Asynchronous Write).

The device is put in Asynchronous mode by setting bit 15 (BCR15) of the BCR to '1'.

During asynchronous operations, the WAIT signal should be ignored and the Clock input signal K should be held Low,  $V_{\rm IL}.$ 

Refer to *Table 2: Standard asynchronous operating modes* for a detailed description of asynchronous operating modes.

### 5.1 Asynchronous Read and Write modes

At Power-Up, the device defaults to Asynchronous Random Read mode (bit BCR15 set to '1'). This mode uses the industry standard control bus ( $\overline{E}$ ,  $\overline{G}$ ,  $\overline{W}$ ,  $\overline{LB}$ ,  $\overline{UB}$ ). Read operations are initiated by bringing  $\overline{E}$ ,  $\overline{G}$  and  $\overline{L}$  Low,  $V_{IL}$ , while keeping  $\overline{W}$  High,  $V_{IH}$ , and driving the address onto the multiplexed address/data bus.  $\overline{L}$  is then taken High,  $V_{IH}$ , to capture the address, and  $\overline{G}$  is taken Low,  $V_{IL}$ . Valid data will be gated through the output buffers after the specific access time t<sub>ELOV</sub> has elapsed.

Write operations occur when  $\overline{E}$ ,  $\overline{W}$  and  $\overline{L}$  are driven Low,  $V_{IL}$  with the address on the multiplexed address/data bus.  $\overline{L}$  is then taken High,  $V_{IH}$ , to capture the address, and the write data is driven onto the bus. During Asynchronous Random Write operations, the  $\overline{G}$  signal is 'don't care' and  $\overline{W}$  will override  $\overline{G}$ . The data to be written is latched on the rising edge of  $\overline{E}$ ,  $\overline{W}$ ,  $\overline{LB}$  or  $\overline{UB}$  (whichever occurs first). The write operation is terminated by deasserting  $\overline{E}$ ,  $\overline{W}$ ,  $\overline{LB}$  or  $\overline{UB}$ .

See *Figure 13*, and *Table 17* for details on Asynchronous Read AC waveforms and characteristics and *Figure 15*, and *Table 18* for details of Asynchronous Write AC waveforms and characteristics.

### 5.2 Configuration Registers Asynchronous Read and Write

Programming the registers (BCR and RCR) and reading the registers (BCR, RCR or DIDR) can be performed using the CR controlled method in standard Asynchronous mode.



		- ,											
Asynchronous Modes	Power	Ē	Ē	W	G	UB	LB	CR	A19	A18	A16, A17, A20, A21	ADQ0- ADQ7	ADQ8- ADQ15
Word Read					$V_{\text{IL}}$	$V_{\text{IL}}$	$V_{\text{IL}}$	V <sub>IL</sub>	Ad	Address In Valid		Address In/ Data Out Valid	
Lower Byte Read				V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Ad	dress	In Valid	Address In/ Data Out Valid	High-Z
Upper Byte Read					VIL	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Address In Valid		In Valid	High-Z	Address In/ Data Out Valid
Word Write						$V_{\text{IL}}$	$V_{\text{IL}}$	$V_{\text{IL}}$	Ad	dress	In Valid	Address In/	Data In Valid
Lower Byte Write	Active	VIL	٦_/-	VIL		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Ad	dress	In Valid	Address In/ Data In Valid	Data In Invalid
Upper Byte Write	(I <sub>CC</sub> )					V <sub>IL</sub>	VIH	V <sub>IL</sub>	Address InValid		InValid	Data In Invalid	Address In/ Data In Valid
Read Configuration Register (CR controlled method)				V <sub>IH</sub>		V <sub>IL</sub>	V <sub>IL</sub>	VIH		RCR) BCR) DIDR)	х	BCR, RC	ess In/ R or DIDR nt Valid
Program Configuration Register (CR Controlled) <sup>(2)</sup>			V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	x	x		10(E	RCR) BCR) 3)	BCR/ RCR Data	Address	s In Valid
Output Disable/No Operation	Active (I <sub>CC</sub> )			V <sub>IH</sub>	x	х	х	V <sub>IL</sub>	x	х	х	Hiç	gh-Z
Deep Power-Down <sup>(4)</sup>	Deep Power- Down (I <sub>CCPD)</sub>	V <sub>IH</sub>	х	x	x	x	x	х	x x x		x	High-Z	
Standby	Standby (I <sub>PASR</sub> )	V <sub>IH</sub>		х	х	х	х	х	V <sub>IL</sub>	х	х	Hiç	jh-Z

 Table 2.
 Standard asynchronous operating modes<sup>(1)</sup>

1. The Clock signal, K, must remain Low in asynchronous operating mode.

2. BCR and RCR only.

3. A18 and A19 are used to select the BCR, the RCR or the DIDR.

The device enters Deep Power-Down mode by driving the Chip Enable signal, E
 from Low to High, with bit 4 of the RCR set to '0'. The device remains in Deep Power-Down mode until E
 goes Low again and is held Low for t<sub>ELEH(DP)</sub>.

### 6 Synchronous operating modes

The synchronous modes allow high-speed read and write operations synchronized with the clock.

The M69KM096AA supports two types of synchronous modes:

- **NOR-Flash**:- this mode greatly simplifies the interfacing with traditional burst-mode Flash memory microcontrollers.
- Full Synchronous: both read and write are performed in Synchronous mode.

All the options related to the synchronous modes can be configured through the Bus Configuration Register, BCR. In particular, the device is put in Synchronous mode, either NOR-Flash or Full Synchronous, by setting bit BCR15 of the Bus Configuration Register to '0'.

The device will automatically detect whether the NOR-Flash or the Full Synchronous mode is being used by monitoring the Clock, K, and the Latch Enable,  $\overline{L}$ , signals. If a rising edge of the Clock K is detected while  $\overline{L}$  is held Low,  $V_{IL}$  (active), the device operates in Full Synchronous mode.

### 6.1 NOR-Flash Synchronous mode

In this mode, the device operates in synchronous mode for read operations, and in asynchronous mode for write operations.

Asynchronous write operations are performed at Word level, with  $\overline{LB}$  and  $\overline{UB}$  Low. The data is latched on  $\overline{E}$ ,  $\overline{W}$ ,  $\overline{LB}$ ,  $\overline{UB}$ , whichever occurs first. RCR and BCR registers can be programmed in NOR-Flash Asynchronous Write mode, using the CR controlled method (see Section 7.1: Programming and Reading Registers using the CR controlled method). A Program Configuration Register operation can only be issued if the device is in idle state and no burst operations are in progress. NOR-Flash Asynchronous Write operations are described in Table 3: Asynchronous Write Operations (NOR-Flash Synchronous Mode).

Synchronous read operations are also performed at Word level. They are controlled by the state of  $\overline{E}$ ,  $\overline{L}$ ,  $\overline{G}$ ,  $\overline{W}$ ,  $\overline{LB}$  and  $\overline{UB}$  signals when a rising edge of the clock signal, K, occurs. The initial Burst Read access latches the Burst start address. The number of Words to be output is controlled by bits 0 to 2 of the BCR. The first data will be output after a number of clock cycles, also called Latency. NOR-Flash Synchronous Burst Read operations are described in *Table 4: Synchronous Read Operations (NOR-Flash Synchronous mode)*.

When a Burst Write operation is initiated or when switching from NOR-Flash mode to Full Synchronous mode, the delay from  $\overline{E}$  Low to Clock High, t<sub>ELKH</sub> should not exceed 20ns. However, when it is not possible to meet these specifications, special care must be taken to keep addresses stable after driving the Write Enable signal,  $\overline{W}$ , Low.

Write operations are considered as Asynchronous operations until the device detects a valid clock edge and hence the address setup time of t<sub>AVWL</sub> must be satisfied (see *Figure 5: Refresh Collision during Synchronous Burst Read in Variable Latency Mode*).



### 6.2 Full Synchronous mode

In Full Synchronous mode, the device performs read and write operations synchronously. Synchronous Read and Write operations are performed at Word level. The initial Burst Read and Write access latches the Burst start address. The number of Words to be output or input during Synchronous Read and Write operations is controlled by bits 0 to 2 of the BCR. During Burst Read and Write operations, the first data will be output after a number of clock cycles defined by the Latency value.

Programming the registers (BCR and RCR) and reading the registers (BCR, RCR or DIDR) can be performed using the CR controlled method in Full Synchronous mode.

Full Synchronous operations are described in Table 5: Full Synchronous mode.

### 6.3 Synchronous Burst Read and Write

During Synchronous Burst Read or Write operations, addresses are latched on the rising edge of the Clock K when  $\overline{L}$  is Low and data are latched on the rising edge of K. The Write Enable,  $\overline{W}$ , signal indicates whether the operation is going to be a read ( $\overline{W}=V_{IH}$ ) or a write ( $\overline{W}=V_{IL}$ ). The WAIT output will be asserted as soon as a Synchronous Burst operation is initiated and will be de-asserted to indicate when data are to be transferred to (or from) the memory array.

The Burst Length is the number of Words to be output or input during a Synchronous Burst Read or Write operation. It can be configured as 4, 8, 16 or 32 Words or continuous through bit BCR0 to BCR2 or the Burst Configuration Register.

The Latency defines the number of clock cycles between the beginning of a Burst Read operation and the first data output (counting from the first Clock edge where  $\overline{L}$  was detected Low) or between the beginning of a Burst Write operation and the first data input. The Latency can be set through bits BCR13 to BCR11 of the Bus Configuration Register.

The latency can also be configured to fixed or variable by programming bit BCR14. By default, the Latency Type is set to variable. Synchronous Read operations are performed in both fixed and variable latency mode while Synchronous Write operations are only performed with fixed latency.

See *Figure 19*, *Figure 21*, and *Figure 24*, *Figure 25*, for details on Synchronous Read and Write AC waveforms, respectively.

#### 6.3.1 Variable Latency

In Variable Latency mode, the latency programmed in the BCR is not guaranteed and is maintained only if there is no conflict with a refresh operation. The Latency set in the BCR is applicable only for an initial burst read access, when no refresh request is pending. For a given latency value, the Variable Latency mode allows higher operating frequencies than the Fixed Latency mode (see *Table 9: Variable Latency Counter Configuration* and *Figure 3: Variable Latency Mode, No Refresh Collision*).

Burst Write operations are always performed at fixed latency, even if BCR14 is configured to Variable Latency (see Section 6.3.2: Fixed Latency).

Monitoring of the WAIT signal is recommended for reliable operation in this mode. See *Figure 19.* and *Figure 25* for details on Synchronous Burst Read and Write AC waveforms in Variable Latency mode.



#### 6.3.2 Fixed Latency

The latency programmed in the BCR is the real latency. The number of clock cycles is calculated by taking into account the time necessary for a refresh operation and the time necessary for an initial Burst access. This limits the operating frequency for a given latency value (see *Table 10: Fixed Latency Counter Configuration* and *Figure 4: Fixed Latency Mode*).

It is recommended to use the Fixed Latency mode if the microcontroller cannot monitor the WAIT signal.

#### 6.3.3 Row Boundary Crossing

Row boundary crossings between adjacent rows may occur during Burst Read and Write operations. Row boundary crossings are not handled automatically by the PSRAM.

The microcontroller must stop the Burst operation at the row boundary and restart it at the beginning of the next row. Burst operations must be stopped by driving the Chip Enable signal,  $\overline{E}$ , High, after the WAIT signal falling edge.

 $\overline{E}$  must transition within the first clock cycle after the last valid data output is sampled by the rising edge of the clock K.

Refer to *Figure 21* and *Figure 24* for details on how to manage row boundary crossings during burst operations.

#### 6.3.4 Synchronous Burst Read Interrupt

Ongoing Burst Read operations can be interrupted to start a new Burst cycle by either of the following means:

- Driving E High, V<sub>IH</sub>, and then Low, V<sub>IL</sub> on the next clock cycle (recommended). If necessary, refresh cycles will be added during the new Burst operation to schedule any outstanding refresh. If Variable Latency mode is set, additional wait cycles will be added if a refresh operation is scheduled during the Synchronous Burst Read Interrupt. WAIT monitoring is mandatory for proper system operation.
- Starting a new Synchronous Burst Read operation without toggling E.

An ongoing Burst Read operation can be interrupted only after the first valid data is output. When a new Burst access starts, I/O signals immediately become high impedance.

### 6.4 Synchronous Burst Write Interrupt

Ongoing Burst Write operations can be interrupted to start a new Burst cycle by either of the following means:

- Driving E High, V<sub>IH</sub>, and then Low, V<sub>IL</sub> on the next clock cycle (recommended),
- Starting a new Synchronous Burst Write without toggling E. Considering that Burst Writes are always performed in Fixed Latency mode, refresh is never scheduled. A maximum Chip Enable, E, low time (t<sub>ELEH</sub>) must be respected for proper device operation.

An ongoing Burst Write can be interrupted only after the first data is input. When a new Burst access starts, I/O signals immediately become high impedance.

### 6.5 Synchronous Burst Read and Write Suspend

Synchronous Burst Read and Write operations can be suspended by halting the Clock K holding it Low,  $V_{IL}$ . The status of the I/O signals will depend on the status of Output enable input,  $\overline{G}$ . The device internal address counter is suspended and data outputs become high impedance  $t_{GHQZ}$  after the rising edge of the Output Enable signal,  $\overline{G}$ . It is prohibited to suspend the first data output at the beginning of a Synchronous Burst Read.

See *Figure 20* for details on the Synchronous Burst Read and Write Suspend mechanisms.

During Synchronous Burst Read and Synchronous Burst Write Suspend operations, the WAIT output will be asserted. Bit BCR8 of the Bus Configuration Register is used to configure when the transition of the WAIT output signal between the asserted and the deasserted state occurs with respect to valid data available on the data bus.

Asynchronous Operations	Power	<del>K</del> <sup>(1)</sup>	Ē	Ē	w	G	UB, LB	CR	A19	A18	A16, A17, A20, A21	ADQ0- ADQ15
Word Write <sup>(2)</sup>		VIL			VIL	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Ac	ldress	Address In/Data In Valid	
Program Configuration Register (CR Controlled) <sup>(3)</sup>	Active (I <sub>CC</sub> )	V <sub>IL</sub>	V <sub>IL</sub>	VIL	VIL	х	х	VIH		RCR) BCR)	RCR/BC R Data	х
Output Disable/ No Operation <sup>(2)(4)</sup>	Active (I <sub>CC</sub> )	VIL.	V <sub>IL</sub>	х	х	х	х	х		V	IL	High-Z
Standby <sup>(5)(4)</sup>	Standby (I <sub>PASR</sub> )		$V_{\text{IH}}$	Х	Х	Х	Х	$V_{\text{IL}}$		)	<	High-Z
Deep Power-Down <sup>(6)</sup>	Deep Power- Down (I <sub>CCPD)</sub>		V <sub>IH</sub>	х	х	Х	х	х		)	κ	High-Z

 Table 3.
 Asynchronous Write Operations (NOR-Flash Synchronous Mode)

1. K must be held Low during Asynchronous Read And Write operations. It must also be kept Low for the device to consume Standby current during Standby and Deep Power-Down modes, and during Burst Suspend operations.

2. The device will consume active power in this mode whenever addresses are changed.

3. BCR and RCR only.

4.  $V_{IN} = 0V$  or  $V_{CCQ}$ ; all signals must be stable in order to achieve standby current.

5. When the device is in standby mode, address inputs and data inputs/outputs are internally isolated from any external influence.

The device enters Deep Power-Down mode by driving the Chip Enable signal, E, from Low to High, with bit 4 of the RCR set to '0'. The device remains in Deep Power-Down mode until E goes Low again and is held Low for t<sub>ELEH(DP)</sub>.



Table 4. 3)	licinonous	1		pora						Inouo		•,	
Synchronous Operations	Power	K (1)	Ē	Ē	w	G	LB, UB	WAIT (2)	CR	A19	A18	A16, A17, A20, A21	ADQ15- ADQ0
Initial Burst Read <sup>(3)(4)</sup>		t	$V_{\text{IL}}$	$V_{\text{IL}}$	VIH	VIH	V <sub>IL</sub>		V <sub>IL</sub>	Address In Valid			х
Subsequent Burst Read <sup>(3)(4)(5)</sup>	Active (I <sub>CC</sub> )	t	V <sub>IL</sub>	V <sub>IH</sub>	x	х	V <sub>IL</sub>		V <sub>IL</sub>	х			Address In/Data Out Valid
Read Configuration Register (CR controlled method) <sup>(3)(6)</sup>		t	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Low-Z	V <sub>IH</sub>	00(RCR) 10(BCR) X X1(DIDR)			Address In/ BCR, RCR or DIDR Content Valid
Output Disable/No Operation <sup>(4)(7)</sup>	Active (I <sub>CC</sub> )	t	V <sub>IL</sub>	x	x	х	x		V <sub>IL</sub>	x		High-Z	
Standby <sup>(7)(8)</sup>	Standby (I <sub>PASR</sub> )	V <sub>IL</sub>	V <sub>IH</sub>	х	х	х	х		V <sub>IL</sub>	х		High-Z	
Deep Power- Down <sup>(9)</sup>	Deep Power- Down (I <sub>CCPD)</sub>	V <sub>IL</sub>	V <sub>IH</sub>	x	x	х	х	High-Z	x		>	(	High-Z

#### Table 4. Synchronous Read Operations (NOR-Flash Synchronous mode)

1. K must be held Low for the device to consume Standby current during Standby and Deep Power-Down modes, and during Burst Suspend operations.

2. The WAIT polarity is configured through bit 10 (BCR10) of the Bus Configuration Register.

3. The Burst mode is configured through bit 15 (BCR15) of the Bus Configuration Register.

4. The device will consume active power in this mode whenever addresses are changed.

5. Burst Read Interrupt and Suspend are described in dedicated paragraph of the Section 6: Synchronous operating modes.

 The Configuration Register is output during the initial burst read. The following read operations are similar to subsequent burst read operations. E must be held Low for the equivalent of a single-word burst read (as indicated by the WAIT signal).

7.  $V_{IN} = 0V$  or  $V_{CCQ}$ ; all signals must be stable in order to achieve standby current.

8. When the device is in standby mode, address inputs and data inputs/outputs are internally isolated from any external influence.

 The device enters Deep Power-Down mode by driving the Chip Enable signal, E, from Low to High, with bit 4 of the RCR set to '0'. The device remains in Deep Power-Down mode until E goes Low again and is held Low for t<sub>ELEH(DP)</sub>.



Synchronous operating modes

Synchronous Mode	Power	<b>K</b> (1)	Ē	Ē	w	G	LB, UB	WAIT (2)	CR	A19	A18	A16, A17, A20, A21	ADQ15- ADQ0
Initial Burst Read <sup>(3)(6)</sup>		t	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>			Address In Valid			х
Subsequent Burst Read <sup>(3)(4)(6)</sup>		t	V <sub>IL</sub>	V <sub>IH</sub>	х	х	V <sub>IL</sub>			x	x		Address In/Data Out Valid
Initial Burst Write <sup>(3)(6)</sup>	Active (I <sub>CC</sub> )	Ĺ	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	х	Low-Z	V <sub>IL</sub>	Address In Valid			Address In/Data In Valid
Subsequent Burst Write <sup>(3)(6)</sup>		t	V <sub>IL</sub>	V <sub>IH</sub>	х	V <sub>IH</sub>	V <sub>IL</sub>			x	х	х	Address In/Data In Valid
Program Configuration Register (CR Controlled) <sup>(3)(5)</sup>		t	VIL	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	x		V <sub>IH</sub>	00(RCR) RCR/BCF 10(BCR) Data		RCR/BCR Data	х
Read Configuration Register (CR controlled method) <sup>(3)(5)</sup>		t	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>		V <sub>IH</sub>	00(RCR) 10(BCR) X1(DIDR)		х	Address In/ BCR, RCR or DIDR Content Valid
No Operation <sup>(6)(8)</sup>	Active (I <sub>CC</sub> )	t	V <sub>IL</sub>	х	V <sub>IH</sub>	V <sub>IH</sub>	х		V <sub>IL</sub>		>	<	High-Z
Standby <sup>(7)(8)</sup>	Standby (I <sub>PASR</sub> )	V <sub>IL</sub>	VIH	х	х	х	х		V <sub>IL</sub>		Х		High-Z
Deep Power- Down <sup>(9)</sup>	Deep Power- Down (I <sub>CCPD)</sub>	V <sub>IL</sub>	V <sub>IH</sub>	x	x	x	х	High-Z	х	Х		High-Z	

#### Table 5.Full Synchronous mode


1. K must be held Low for the device to consume Standby current during Standby and Deep Power-Down modes, and during Burst Suspend operations.

2. The WAIT polarity is configured through bit 10 (BCR10) of the Bus Configuration Register.

- 3. The Burst mode is configured through bit 15 (BCR15) of the Bus Configuration Register.
- 4. Burst Read Interrupt, Suspend, Terminate and Burst Write Interrupt, Suspend and Terminate are described in dedicated paragraph of the Section 6: Synchronous operating modes.
- The Configuration Register is output during the initial burst operation (read or write). The following read or write operations are similar to subsequent burst operations. E must be held Low for the equivalent of a single-word burst operation (as indicated by the WAIT signal).
- 6. The device will consume active power in this mode whenever addresses are changed.
- 7. When the device is in standby mode, address inputs and data inputs/outputs are internally isolated from any external influence.
- 8.  $V_{IN} = 0V$  or  $V_{CCQ}$ ; all signals must be stable in order to achieve standby current.
- The device enters Deep Power-Down mode by driving the Chip Enable signal, E, from Low to High, with bit 4 of the RCR set to '0'. The device remains in Deep Power-Down mode until E goes Low again and is held Low for t<sub>ELEH(DP)</sub>.




M69KM096AA



#### Figure 3. Variable Latency Mode, No Refresh Collision

#### Figure 4. Fixed Latency Mode



1. See *Table 20: Synchronous Burst Read AC characteristics* for details on the synchronous read AC Characteristics shown in the above waveforms.



57

Synchronous operating modes




Figure 5. Refresh Collision during Synchronous Burst Read in Variable Latency Mode

 Additional Wait states are inserted to allow Refresh completion. The latency is set to 3 clock cycles (BCR13-BCR11 = 010). The WAIT must be active Low, V<sub>IL</sub>, (BCR10 = 0) and asserted during delay (BCR8= 0).

## 7 Configuration Registers

The M69KM096AA features three registers:

- The Bus Configuration Register (BCR)
- The Refresh Configuration Register (RCR)
- The Device ID Register (DIDR)

BCR and RCR are user-programmable registers that define the device operating mode. They are automatically loaded with default settings during Power-Up, and selected by address bits A18 and A19 (see *Table 6: Register Selection*).

The DIDR is a read-only register that contains information about the device identification. It is selected by setting address bit A18 to '1' with A19 'don't care'.

The configuration registers can be programmed and read using two methods:

- The CR controlled method (or hardware method)
- The software method

# 7.1 Programming and Reading Registers using the CR controlled method

#### 7.1.1 Read Configuration Register

The content of a register is read by issuing a read operation with Configuration Register Enable signal, CR, High,  $V_{IH}$ . Address bits A18 and A19 select the register to be read (see *Table 6: Register Selection*). The value contained in the register is then available on data bits DQ0 to DQ15. The BCR, the RCR and the DIDR can be read either in normal asynchronous or synchronous mode.

The CR pin has to be driven high prior to any access.

See *Table 4* and *Table 5* for a detailed description of Configuration register Read by the CR Controlled methods and *Figure 14* and *Figure 22*, CR Controlled Configuration Register Read waveforms in asynchronous and synchronous mode.

#### 7.1.2 Program Configuration Register

BCR and RCR registers can be programmed by issuing a bus write operation, in asynchronous or synchronous mode (NOR-Flash or Full Synchronous), with Configuration Register Enable signal, CR, High,  $V_{IH}$ . Address bits A18 and A19 allow to select between BCR and RCR (see *Table 6: Register Selection*).

In synchronous mode, the values placed on address lines A0 to A15 are latched on the rising edge of  $\overline{L}$ ,  $\overline{E}$ , or  $\overline{W}$ , whichever occurs first.

In asynchronous mode, a register is programmed by toggling  $\overline{L}$  signal.

LB and UB are 'don't care'. The CR pin has to be driven high prior to any access.

Refer to *Table 3* and *Table 5* for a detailed description of Configuration Register Program by the CR Controlled method and to *Figure 17* and *Figure 26*, showing CR controlled Configuration Register Program waveforms in asynchronous and synchronous mode.

Register	Read or Write Operation	A18	A19								
RCR	Read/Write	0	0								
BCR	Read/Write	0	1								
DIDR	Read-only	1	Х								

 Table 6.
 Register Selection

# 7.2 Programming and Reading the registers using the software method

All registers (BCR, RCR, DIDR) can be read by issuing a Read Configuration Register sequence (see *Figure 7: Read Configuration Register (software method)*.

BCR and RCR can be programmed by issuing a Set Configuration Register sequence (see *Figure 6: Set Configuration Register (software method)*.


The timings will be identical to those described in *Table 17: Asynchronous Read AC characteristics*. The Configuration Register Enable input, CR, is 'don't care'.

Read Configuration Register and Set Configuration Register sequences both require 4 read and write cycles. These cycles are performed in asynchronous mode, whatever the device operating mode:

- 2 bus read and one bus write cycles to a unique address location, 7FFFFh, indicate that the next operation will read or write to a configuration register. The data written during the third cycle must be '0000h' to access the RCR, '0001h' to access the BCR, and '0002h' to access the DIDR during the next cycle.
- The fourth cycle reads from or writes to the configuration register.

The timings for programming and reading the registers by the software method are identical to the asynchronous write and read timings.






#### Figure 6. Set Configuration Register (software method)

1. Only the Bus Configuration Register (BCR) and the Refresh Configuration Register (RCR) can be modified.

- 2. To program the BCR or the RCR on last bus write cycle, DQ0-DQ15 must be set to '0001h' and '0000' respectively.
- 3. The highest order address location is not modified during this operation.

4. The control signals  $\overline{E}$ ,  $\overline{G}$ ,  $\overline{W}$ ,  $\overline{LB}$  and  $\overline{UB}$ , must be toggled as shown in the above figure.

Figure 7. Read Configuration Register (software method)



1. To read the BCR, the RCR or the DIDR, on last bus read cycle, DQ0-DQ15 must be set to '0001h' and '0000', respectively.

2. The highest order address location is not modified during this operation.

3. The control signals  $\overline{E}$ ,  $\overline{G}$ ,  $\overline{W}$ ,  $\overline{LB}$  and  $\overline{UB}$ , must be toggled as shown in the above figure.



### 7.3 Bus Configuration Register

The Bus Configuration Register (BCR) defines how the PSRAM interacts with the system memory bus. All the device operating modes are configured through the BCR. Refer to *Table 7* for the description of the Bus Configuration Register Bits.

#### 7.3.1 Operating Mode Bit (BCR15)

The Operating Mode bit allows the Synchronous mode or the Asynchronous mode (default setting) to be selected. Selecting the Synchronous mode will allow the device to operate either in NOR Flash mode or in full Synchronous Burst mode.

The device will automatically detect that the NOR Flash mode is being used by monitoring a rising edge of the Clock signal, K, when  $\overline{L}$  is Low. If this should not be the case, the device operates in full Synchronous mode.

#### 7.3.2 Latency Type (BCR14)

The Latency Type bit is used to configure the latency type. When the Latency Type bit is set to '0', the device operates in variable latency mode (only available for Synchronous Read mode). When it is '1', the fixed latency mode is selected and the latency is defined by the values of bits BCR13 to BCR11.

Refer to Table 3 and Table 4 for examples of fixed and variable latency configuration.

#### 7.3.3 Latency Counter Bits (BCR13-BCR11)

The Latency Counter bits are used to set the number of clock cycles between the beginning of a read or write operation and the first data output or input.

The Latency Counter bits can only assume the values shown in *Table 7: Bus Configuration Register Definition* (see also *Figure 3* and *Figure 4*).

#### 7.3.4 WAIT Polarity Bit (BCR10)

The WAIT Polarity bit indicates whether the WAIT output signal is active High or Low. As a consequence, it also determines whether the WAIT signal requires a pull-up or pull-down resistor to maintain the de-asserted state (see *Figure 9: WAIT Polarity*).

By default, the WAIT output signal is active High.

#### 7.3.5 WAIT Configuration Bit (BCR8)

The system memory microcontroller uses the WAIT signal to control data transfer during Synchronous Burst Read and Write operations.

The WAIT Configuration bit is used to determine when the transition of the WAIT output signal between the asserted and the de-asserted state occurs with respect to valid data available on the data bus.

When the Wait Configuration bit is set to '0', data is valid or invalid on the first Clock rising edge immediately after the WAIT signal transition to the de-asserted or asserted state.

When the Wait Configuration bit is set to '1' (default settings), the WAIT signal transition occurs one clock cycle prior to the data bus going valid or invalid.

See *Figure 8: WAIT Configuration Example* for an example of WAIT configuration.



#### 7.3.6 Driver Strength Bits (BCR5-BCR4)

The Driver Strength bits allow to set the output drive strength to adjust to different data bus loading. Normal driver strength (full drive) and reduced driver strength (half drive and a guarter drive) are available.

By default, outputs are configured at 'half drive" strength.

#### 7.3.7 Burst Wrap Bit (BCR3)

Burst Read operations can be confined inside the 4, 8, 16 or 32 Word boundary (wrap mode). If the wrap mode is not enabled, the device outputs data sequentially up to the end of the row, regardless of burst boundaries.

The Burst Wrap bit is used to select between 'wrap' and 'no wrap' mode.

#### 7.3.8 Burst Length Bits (BCR2-BCR0)

The Burst Length bits set the number of Words to be output or input during a Synchronous Burst Read or Write operation. They can be set for 4 Words, 8 Words, 16 Words, 32 Words or Continuous Burst (default settings), where all the Words are output or input sequentially regardless of address boundaries (see also *Table 8: Burst Type Definition*).



Table 7.	<u> </u>	ation Register D		
Address Bits	Bus Configuration Register Bits	Name	Value	Description
ADQ15	BCR15	Operating Mode	0	Synchronous Mode (NOR Flash or Full Synchronous Mode)
		Bit	1	Asynchronous Mode (Default)
ADQ14	BCR14	Lotonov Tuno	0	Variable Latency (Default)
ADQ14	DUR 14	Latency Type	1	Fixed Latency
			010	3 Clock Cycles
			011	4 Clock Cycles (Default)
ADQ13-	BCR13-	Latency Counter	100	5 Clock Cycles
ADQ11	BCR11	Bits	101	6 Clock Cycles
			110	7 Clock Cycles
			Other Configuration	ons Reserved <sup>(1)</sup>
			0	WAIT Active Low
ADQ10	BCR10	WAIT Polarity Bit	1	WAIT Active High (default).See <i>Figure 9:</i> <i>WAIT Polarity</i> .
ADQ9	-	-	Must be set to '0'	Reserved <sup>(1)</sup>
4000	DODO	Wait	0	WAIT Asserted During Delay (see <i>Figure 8: WAIT Configuration Example</i> ).
ADQ8	BCR8	Configuration Bit	1	WAIT Asserted One Clock Cycle Before Delay (Default)
ADQ7- ADQ6	-	-	Must be set to '0'	Reserved <sup>(1)</sup>
			00	Full Drive
ADQ5-		Driver Strength	01	1/2 Drive (Default)
ADQ4	BCR5-BCR4	Bits	10	1/4 Drive
			11	Reserved <sup>(1)</sup>
4000	DODO		0	Wrap (within the Burst Length)
ADQ3	BCR3	Burst Wrap Bit	1	No Wrap (default)
			001	4 Words
			010	8 Words
ADQ2-		Durot Longth D'	011	16 Words
ADQ0	BCR2-BCR0	Burst Length Bit	100	32 Words
			111	Continuous Burst (default)
			Other Configuration	ons Reserved <sup>(1)</sup>

#### Table 7. Bus Configuration Register Definition

1. Programming the BCR with reserved value will force the device to use the default register settings.



IUN	ne o.	Buist Type D				
Mode	Start Add	4 Words (Sequential) BCR2-BCR0 = 001b	8 Words (Sequential) BCR2-BCR0=010b	16 Words (Sequential) BCR2- BCR0=011b	32 Words (Sequential) BCR2- BCR0=100b	Continuous Burst BCR2-BCR0=111b
	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-314-15	0-1-2-330-31	0-1-2-3511
	1	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-414-15-0	1-2-330-31-0	1-2-3-4510-511-
	2	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-515-0-1	2-3-431-0-1	2-3-4-5-6511-
	3	3-0-1-2	3-4-5-6-7-0-1-2	3-4-515-0-1-2	3-4-531-0-1-2	3-4-5511-
	4		4-5-6-7-0-1-2-3	4-515-0-1-2-3	4-5-631-0-1-2-3	4-5511-
='0')	5		5-6-7-0-1-2-3-4	5-6-715-0-14	5-6-731-0-14	5-6-7511-
Wrap (BCR3='0')	6		6-7-0-1-2-3-4-5	6-7-815-0-15	6-7-831-0-15	6-7-8511-
o (BC	7		7-0-1-2-3-4-5-6	7-8-915-0-16	7-8-931-0-16	7-8-9511-
Wrap						
	14			14-15-0-1-213	14-1531-013	14511-
	15			15-0-1-214	15-0-131-014	15511-
	30				30-31-028-29	30511-
	31				31-0-129-30	31511-
	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-314-15	0-1-2-330-31	0-1-2-3511
	1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-315-16	1-2-3-432	1-2-3-4512-
	2	2-3-4-5	2-3-4-5-6-7-8-9	2-3-417	2-3-433	2-3-4-5513-
	3	3-4-5-6	3-4-5-6-7-8-9-10	3-4-518	3-4-534	3-4-5514-
<u> </u>	4		4-5-6-7-8-9-10-11	4-5-619	4-5-635	4-5-6515-
No Wrap (BCR3='1')	5		5-6-7-8-9-10-11-12	5-6-720	5-6-736	5-6-7516-
BCR	6		6-7-8-9-10-11-12-13	6-7-821	6-7-837	6-7-8517-
rap (	7		7-8-9-10-11-12-13-14	7-8-922	7-8-938	7-8-9518-
lo Wi						
Z	14			14-1529	14-15-1646	14525-
	15			15-16-1730	15-16-1747	15526-
	30				30-31-028-62	30541-
	31				31-0-129-63	31542-

#### Table 8.Burst Type Definition




BCR13- BCR11		Late	ncy	
	Latency Configuration Code	Normal	Refresh Collision	Maximum Clock Rate
010	2 (3 clocks cycles)	2	4	52 (19.2ns)
011	3 (4 clocks cycles) - default	3	6	83 (12ns)
Others	Reserved	-	-	-

#### Table 9. Variable Latency Counter Configuration

#### Table 10. Fixed Latency Counter Configuration


BCR13- BCR11	Latency Configuration Code	Latency	Maximum Clock Rate
010	2 (3 clocks cycles)	2	33 (30ns)
011	3 (4 clocks cycles)-default	3	52 (19.2ns)
100	4 (5 clocks cycles)	4	66 (15ns)
101	5 (6 clocks cycles)	5	75 (13.3ns)
110	6 (7 clocks cycles)	6	83 (12ns
Others	Reserved	-	-

#### Figure 8. WAIT Configuration Example



#### Figure 9. WAIT Polarity

57



### 7.4 Refresh Configuration Register

The role of the Refresh Configuration Register (RCR) is:

- to define how the self refresh of the PSRAM array is performed
- to select the Deep Power-Down mode

Refer to Table 11 for the description of the Refresh Configuration Register Bits.

#### 7.4.1 Deep Power-Down Bit (RCR4)

The Deep Power-Down bit enables or disables all refresh-related operations. Deep Power-Down mode is enabled when the RCR4 bit is set to '0', and remains enabled until this bit is set to '1'. When  $\overline{E}$  goes high, the device enters Deep-Power Down mode and remains in this mode until the  $\overline{E}$  mean time goes low and stays low for at least 10µs. At power-up, the Deep Power-Down mode is disabled.

See the Section 4.2: Deep Power-Down for more details.

#### 7.4.2 Partial Array Refresh Bits (RCR2-RCR0)

The Partial Array Refresh bits allow refresh operations to be restricted to a portion of the total PSRAM array. The refresh options can be full array, one half, one quarter, one eighth or none of the array. These memory areas can be located either at the top or bottom of the memory array. By default, the full memory array is refreshed.

Address Bits	Refresh Configuration Register Bits	Name	Value	Description
ADQ15- ADQ5	-	-	Must be set to '0'	Reserved
ADQ4	RCR4	Deep Power-	0	Deep Power-Down Enabled
ADQ4	KCK4	Down Bit	1	Deep Power-Down Disabled (Default)
ADQ3	-	-	Must be set to '0'	Reserved
	RCR2-RCR0	Partial Array	000	Full Array Refresh (Default)
			001	Refresh of the Bottom Half of the Array
			010	Refresh of the Bottom Quarter of the Array
ADQ2-			011	Refresh of the Bottom Eighth of the Array
ADQ0			100	None of the Array
			101	Refresh of the Top Half of the Array
			110	Refresh of the Top Quarter of the Array
			111	Refresh of the Top Eighth of the Array

Table 11. Refresh Configuration Register Definition



### 7.5 Device ID Register

The Device ID Register (DIDR) is a read-only register that contains the Manufacturer code. It is preprogrammed by STMicroelectronics and cannot be modified by the user.

Refer to *Table 12* for the description of the Bus Configuration Register Bits.

Address Bits	Device ID Register Bits	Name	Value	Description
ADQ15	DID15	David an ath	0	128 Words
ADQ15	15	Row Length	1	256 Words
			0000	A
			0001	В
ADQ14-	DIDR14-DIDR11		0010	С
ADQ11	DIDR 14-DIDR I 1	Design Version	0011	D
			1111	Р
			Other Configurati	ions Reserved
	DIDR10-DIDR8	Device Density	000	16 Mbits
			001	32 Mbits
ADQ10-			010	64 Mbits
ADQ8			011	128 Mbits
			100	256 Mbits
			Other Configurati	ions Reserved
	DIDR7-DIDR5	PSRAM Generation	001	1.0
ADQ7-			010	1.5
ADQ5			011	2.0
			Other Configurations Reserved	
			00001	Cypress
			00010	Infineon
ADQ4-		Manufacturer ID	00011	Micron
ADQ0	DIDR4-DIDR0		00100	Renesas
			01111	STMicroelectronics
			Other Configurati	ons Reserved

 Table 12.
 Device ID Register Definition



# 8 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Min	Max	Unit
T <sub>A</sub>	Ambient Operating Temperature	-30	+85	°C
T <sub>STG</sub>	Storage Temperature	-55	150	°C
V <sub>CC</sub>	Core Supply Voltage	-0.2	2.45	V
V <sub>CCQ</sub>	Input/Output Buffer Supply Voltage	-0.2	2.45	V
V <sub>IO</sub>	Input or Output Voltage	-0.2	2.45	V

Table 13. Absolute Maximum Ratings



### 9 DC and AC parameters


This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 14: Operating and AC measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Parameter	M69KN	M69KM096AA		
Falanielei	Min	Max	– Unit	
V <sub>CC</sub> Supply Voltage	1.7	1.95	V	
V <sub>CCQ</sub> Input/Output Buffer Supply Voltage	1.7	1.7 1.95		
Load Capacitance (C <sub>L</sub> )	2 <sub>L</sub> ) 30		pF	
Output Circuit Protection Resistance (R)	Ę	50		
Input Pulse Voltages <sup>(2)(3)</sup> 0 V <sub>CC</sub>		V		
Input and Output Timing Ref. Voltages <sup>(2)(3)</sup>	V <sub>C</sub>	V <sub>CC</sub> /2		
Input Rise Time $t_{\rm r}$ and Fall Time $t_{\rm f}^{\rm (2)(3)}$		1	V/ns	

#### Table 14. Operating and AC measurement conditions<sup>(1)</sup>


- 1. All voltages are referenced to  $\mathsf{V}_{\mathsf{SS}}$
- 2. Referenced to  $V_{SS}$ .
- 3.  $V_{CC}=V_{CCQ}$

#### Figure 10. AC Measurement I/O Waveform




1. Logic states '1' and '0' correspond to AC test inputs driven at V<sub>CCQ</sub> and V<sub>SS</sub> respectively. Input timings begin at V<sub>CCQ</sub>/2 and output timings end at V<sub>CCQ</sub>/2.

#### Figure 11. AC Input Transitions



#### Figure 12. AC Measurement Load Circuit



#### Table 15. Capacitance

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz,	2	6	pF
C <sub>IO</sub>	Data Input/Output Capacitance	$V_{IN} = 0V$	3.5	6	pF

#### Table 16. DC characteristics

Symbol	Parameter	Refreshed Array	Test Conditions	Min.	Тур	Max.	Unit
V <sub>OH</sub> <sup>(1)</sup>	Output High Voltage		I <sub>OH</sub> = -0.2mA	0.8V <sub>CCQ</sub>			V
$V_{OL}^{(1)}$	Output Low Voltage		$I_{OL} = 0.2 \text{mA}$			0.2V <sub>CCQ</sub>	V
$V_{IH}^{(2)}$	Input High Voltage			V <sub>CCQ</sub> - 0.4		V <sub>CCQ</sub> + 0.2	V
$V_{IL}^{(3)}$	Input Low Voltage			-0.2		0.4	V
ILI	Input Leakage Current		$V_{IN} = 0$ to $V_{CCQ}$			1	μA
I <sub>LO</sub>	Output Leakage Curre	ent	$\overline{G} = V_{IH} \text{ or } \overline{E} = V_{IH}$			1	μA
I <sub>CC1</sub> <sup>(4)</sup>	Asynchronous Read/\ at t <sub>RC</sub> min	Vrite Random	$V_{IN} = 0V \text{ or } V_{CCQ},$ $I_{OUT} = 0mA, \overline{E} = V_{IL}$			25	mA
I <sub>CC2</sub> <sup>(4)</sup>	Burst, Initial Read/Wri	te Access	$V_{IN} = 0V \text{ or } V_{CCQ}$ $I_{OUT} = 0mA, \overline{E} = V_{IL}$			30	mA
I <sub>CC3R</sub> <sup>(4)</sup>	Continuous Burst Rea	ıd	$V_{IN} = 0V \text{ or } V_{CCQ}$ $I_{OUT} = 0mA, \overline{E} = V_{IL}$			25	mA
I <sub>CC3W</sub> <sup>(4)</sup>	Continuous Burst Writ	e	$V_{IN} = 0V \text{ or } V_{CCQ}$ $I_{OUT} = 0mA, \overline{E} = V_{IL}$			30	mA



			,				
Symbol	Parameter Refreshed Array		Test Conditions	Min.	Тур	Max.	Unit
		Full Array	$V_{IN} = 0V \text{ or } V_{CCQ}$ $\overline{E} = V_{CCQ}$			140	μA
I <sub>PASR</sub> <sup>(4)</sup>	Partial Array Refresh	1/2 Array				120	μA
	Standby Current	1/4 Array				110	μA
		1/8 Array				105	μA
		None				95	μA
I <sub>SB</sub> <sup>(5)</sup>	Standby Current		$V_{IN} = 0V \text{ or } V_{CCQ}$ $\overline{E} = V_{CCQ}$			140	μA
I <sub>CCPD</sub>	Deep-Power Down Current		$V_{IN} = 0V \text{ or } V_{CCQ},$ $V_{CC} = V_{CCQ} = 1.95V,$ $T_A = +85^{\circ}C$		3	10	μΑ

#### Table 16. DC characteristics (continued)

1. BCR5-BCR4 = 01 (default settings).


2. Input signals may overshoot to  $V_{\mbox{CCQ}}\mbox{+}$  1.0V for periods of less than 2ns during transitions.

3. Output signals may undershoot to  $V_{\mbox{SS}}$  – 1.0V for periods of less than 2ns during transitions.

4. This parameter is specified with all outputs disabled to avoid external loading effects. The user must add the current required to drive output capacitance expected for the actual system.

 I<sub>SB</sub> maximum value is measured at +85°C with PAR set to Full Array. In order to achieve low standby current, all inputs must be driven either to V<sub>CCQ</sub> or V<sub>SSQ</sub>. I<sub>SB</sub> might be slightly higher for up to 500ms after Power-up, or when entering Standby mode.


57



#### Figure 13. Asynchronous Random Read AC waveforms



**DC and AC parameters** 





1. A18-A19 must be set to '00b' to select RCR, '01b' to select the BCR, and '1Xb' to select the DIDR.

5

Symbol	Alt.	Parameter	Min	Max	Unit
t <sub>AVQV</sub>	t <sub>AA</sub>	Address Valid to Output Valid		70	ns
t <sub>AVAX</sub>	t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AVLH</sub> t <sub>RHLH</sub>	t <sub>AVS</sub>	Address Valid to $\overline{L}$ High Configuration Register High to $\overline{L}$ High	5		ns
t <sub>BLQV</sub>	t <sub>BA</sub>	Upper/Lower Byte Enable Low to Output Valid		70	ns
t <sub>BHQZ</sub> <sup>(2)</sup>	t <sub>BHZ</sub>	Upper/Lower Byte Enable High to Output Hi-Z		8	ns
t <sub>BLQX</sub> <sup>(3)</sup>	t <sub>BLZ</sub>	Upper/Lower Byte Enable Low to Output Transition	10		ns
t <sub>ELTV</sub>	t <sub>CEW</sub>	Chip Enable Low to WAIT Valid	1	7.5	ns
t <sub>ELQV</sub>	t <sub>CO</sub>	Chip Enable Low to Output Valid		70	ns
t <sub>ELLH</sub>	t <sub>CVS</sub>	Chip Enable Low to L High	7		ns
t <sub>EHEL</sub>	t <sub>CBPH</sub>	Chip Enable High between Subsequent Asynchronous Operations	6		ns
t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>HZ</sub>	Output Enable High to Output Hi-Z Chip Enable High to Output Hi-Z		8	ns
$t_{ELQX}^{(3)}$	t <sub>LZ</sub>	Chip Enable Low to Output Transition	10		ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid		20	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>OHZ</sub>	Output Enable Low to Output Hi-Z		8	ns
t <sub>GLQX</sub> <sup>(3)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output Transition	3		ns
t <sub>LLQV</sub>	t <sub>AADV</sub>	Latch Enable Low to Output Valid		70	ns
t <sub>LHAX</sub> t <sub>LHRL</sub>	t <sub>AVH</sub>	Latch Enable High to Address Transition Latch Enable High to Configuration Register Low	2		ns
t <sub>LHQZ</sub>	t <sub>AHZ</sub>	Latch Enable High Output Low-Z	3		ns
t <sub>LLQZ</sub>	t <sub>AHZ</sub>	Latch Enable Low Output Hi-Z		8	ns
t <sub>LLLH</sub>	t <sub>VP</sub>	Latch Enable Low Pulse Width	5		ns

 Table 17.
 Asynchronous Read AC characteristics<sup>(1)</sup>

1. These timings have been obtained in the measurement conditions described in Table 14: Operating and AC measurement conditions and Figure 12: AC Measurement Load Circuit.

2. The Hi-Z timings measure a 100mV transition from either V\_{OH} or V\_{OL} to V\_CCQ/2.

3. The Low-Z timings measure a 100mV transition from the Hi-Z (V<sub>CCQ</sub>/2) level to either V<sub>OH</sub> or V<sub>OL</sub>.







Figure 15. Asynchronous Write AC waveforms


1. Data Inputs are Hi-Z if  $\overline{E}$  is High, V<sub>IH</sub>.

2. When  $\overline{E}$  is Low, V<sub>IL</sub> (device selected),  $\overline{W}$  must not remain Low, for longer than t<sub>ELEH</sub>.

3. The end of the Write operation is controlled by  $\overline{E}$ ,  $\overline{LB}$ ,  $\overline{UB}$ , or  $\overline{W}$ , whichever is de-asserted first.







 When configured to operate in Synchronous mode (BCR[15] = 0), E must remain High, V<sub>IH</sub>, for at least t<sub>ELEH</sub> to schedule the appropriate refresh interval. Otherwise, t<sub>ELEH</sub> is only required after E controlled write operations.



57




Figure 17. CR Controlled Configuration Register Program, Asynchronous mode

1. Only the content of the Bus Configuration Register (BCR) and Refresh Configuration Register (RCR) can be modified.

2. The Opcode is the value to be written the configuration register.

3. CR is latched on the rising edge of  $\overline{L}$ . There is no setup requirement of CR with respect to  $\overline{E}$ .

Symbol	Alt.	Parameter	Min	Мах	Unit
t <sub>AVBL</sub> , t <sub>AVEL</sub> t <sub>AVWL</sub> , t <sub>LLWL</sub>	t <sub>AS</sub>	Address Set-up to Beginning of Write Operation	0		ns
t <sub>AVLH</sub> , t <sub>RHLH</sub>	t <sub>AVS</sub>	Address Valid to Latch Enable High Configuration Register High to Latch Enable High	5		ns
t <sub>AVWH</sub> , t <sub>AVEH</sub> t <sub>AVBH</sub>	t <sub>AW</sub>	Address Set-up to End of Write Operation	70		ns
t <sub>AVAX</sub>	t <sub>WC</sub>	Write Cycle Time	70		ns
t <sub>BLBH</sub> , t <sub>BLEH</sub> t <sub>BLWH</sub>	t <sub>BW</sub>	Upper/Lower Byte Enable Low to End of Write Operation	70		ns
t <sub>ELTV</sub>	t <sub>CEW</sub>	Chip Enable Low to WAIT Valid	1	7.5	ns
t <sub>EHEL</sub>	t <sub>CBPH</sub>	Chip Enable High between Subsequent Asynchronous Operations	6		ns
t <sub>ELLH</sub>	t <sub>CVS</sub>	Chip Enable Low to $\overline{L}$ High	7		ns
t <sub>ELWH</sub> , t <sub>ELEH</sub> t <sub>ELBH</sub>	t <sub>CW</sub>	Chip Enable Low to End of Write Operation	70		ns
t <sub>EHDX</sub> t <sub>WHDX</sub> t <sub>BHDX</sub>	t <sub>DH</sub>	Input Hold from Write	0		ns
t <sub>ELWH</sub> , t <sub>DVBH</sub> t <sub>DVEH</sub> , t <sub>DVWH</sub>	t <sub>DW</sub>	Input Valid to Write Setup Time	20		ns
t <sub>EHTZ</sub> , t <sub>BHTZ</sub> , t <sub>WHTZ</sub> <sup>(2)</sup>	t <sub>HZ</sub>	Chip Enable High to WAIT Hi-Z LB/UB High to WAIT Hi-Z Write Enable High to WAIT Hi-Z		8	ns
t <sub>LLWH</sub> , t <sub>LLEH</sub> , t <sub>LLBH</sub>	t <sub>VS</sub>	Latch Enable Low to Write Enable High	70		ns
t <sub>LHAX</sub> , t <sub>LHRL</sub>	t <sub>AVH</sub>	Latch Enable High to Address Transition or Latch Enable High to Configuration Register Low	2		ns
t <sub>LLLH</sub>	t <sub>VP</sub>	Latch Enable Low Pulse Width	5		ns
t <sub>WHQZ</sub>	t <sub>OW</sub>	End of Write to Input Low-Z	5		ns
t <sub>WLBH</sub> , t <sub>WLEH</sub> t <sub>WLWH</sub> <sup>(3)</sup>	t <sub>WP</sub>	Write Pulse Width	45		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable Pulse Width High	10		ns


Table 18.	Asynchronous	Write AC	characteristics <sup>(1)</sup>
Iable Io.	ASYIICIIIOIIOUS	WITH AC	characteristics '

1. These timings have been obtained in the measurement conditions described in *Table 14: Operating and AC measurement conditions* and *Figure 12: AC Measurement Load Circuit*.

2. The Hi-Z timings measure a 100mV transition from either V<sub>OH</sub> or V<sub>OL</sub> to V<sub>CCQ</sub>/2. The Low-Z timings measure a 100mV transition from the Hi-Z (V<sub>CCQ</sub>/2) level to either V<sub>OH</sub> or V<sub>OL</sub>.

3.  $\overline{W}$  Low time must be limited to t<sub>EHEL</sub>.

### Figure 18. Clock input AC waveform



#### Table 19. Clock Related AC characteristics

			M69KM	096AA	
Symbol	Alt.	Parameter	83N	lHz	Unit
			Min	Max	
f <sub>CLK</sub>	f <sub>CLK</sub>	Clock frequency		83	MHz
t <sub>кнкн</sub>	t <sub>CLK</sub>	Clock Period	12		ns
t <sub>KHKL</sub> , t <sub>KLKH</sub>	t <sub>KP</sub>	Clock High to Clock Low, Clock Low to Clock High	4		ns
t <sub>R</sub> , t <sub>F</sub>	t <sub>KHKL</sub>	Clock Rise Time, Clock Fall Time		1.8	ns

57






Figure 19. 4-Word Synchronous Burst Read AC waveforms (Variable Latency Mode)

1. The Latency is set to 3 clock cycles (BCR13-BCR11 = 101). The WAIT signal is active Low (BCR10=0), and is asserted during delay (BCR8=0).







1. The latency Type (BCR14) can be set to fixed or variable during Burst Read Suspend operations. The Latency is set to 3 clock cycles (BCR13-BCR11 = 101). The WAIT signal is active Low (BCR10=0), and is asserted during delay (BCR8=0).

2. During Burst Read Suspend operations, the Clock signal must be stopped (Low).

3.  $\overline{G}$  can be held Low, V<sub>IL</sub>, during Burst Suspend operations. If so, data output remain valid.




#### tKLKH, tKHKL Κ tKHKH tF **→ ||** ◀ A16-A21 DON'T CARE High L Low LB/UB Ï Е Lov G Low $\overline{\mathsf{W}}$ DON'T CARE 🖊 tEHTZ tKHTV High-Z WAIT ï - - -VALID OUTPUT ADQ0-ADQ15 End of Row Al12102a



1. The WAIT signal is active Low (BCR10=0), and is asserted during delay (BCR8=0).





#### Figure 22. CR Controlled Configuration Register Read Followed by Read, Synchronous Mode

1. A18-A19 must be set to '00b' to select RCR, '01b' to select the BCR, and '1Xb' to select the DIDR.

57

			M69KN	1096AA	
Symbol	Alt.	Parameter	831	MHz	Unit
			Min	Max	
t <sub>AVQV</sub>	t <sub>AA</sub>	Address Valid to Output Valid (Fixed Latency)		70	ns
t <sub>AVKH</sub> , t <sub>RHKH</sub> t <sub>QVKH</sub> , t <sub>LLKH</sub> t <sub>BLKH</sub> , t <sub>WHKH</sub>	t <sub>SP</sub>	Set-up Time to Active Clock Edge	3		ns
t <sub>EHEL</sub> <sup>(2)</sup>	t <sub>CBPH</sub>	Chip Enable High between Subsequent Operations in Full- Synchronous or NOR-Flash mode.	6		ns
t <sub>ELEH</sub> <sup>(2)</sup>	t <sub>CEM</sub>	Chip Enable Pulse Width		4	μs
t <sub>ELTV</sub> , t <sub>LLTV</sub>	t <sub>CEW</sub>	Chip Enable Low to WAIT Valid Latch Enable Low to WAIT Valid	1	7.5	ns
t <sub>ELQV</sub>	t <sub>CO</sub>	Chip Enable Low to Output Valid		70	ns
t <sub>ELKH</sub>	t <sub>CSP</sub>	Chip Enable Low to Clock High	4		ns
$t_{EHQZ}, t_{EHTZ}^{(3)}$	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z or WAIT Hi-Z		8	ns
t <sub>GLQV</sub>	t <sub>BOE</sub>	Delay From Output Enable Low to Output Valid in Burst mode		20	ns
t <sub>GHQZ</sub> <sup>(3)</sup>	t <sub>OHZ</sub>	Output Enable High to Output Hi-Z		8	ns
t <sub>GLQX</sub> <sup>(4)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output Transition	3		ns
t <sub>KHQV1</sub>	t <sub>ABA</sub>	Burst to Read Access Time (Variable Latency)		46	ns
t <sub>KHQV2</sub>	t <sub>ACLK</sub>	Clock High to Output Delay		9	ns
t <sub>KHAX</sub> , t <sub>KHBH</sub> t <sub>KHWL</sub> , t <sub>KHEH</sub> t <sub>KHLH</sub> , t <sub>KHQX</sub>	t <sub>HD</sub>	Hold Time from Active Clock Edge	3		ns
t <sub>LLQV</sub>	t <sub>AADV</sub>	Latch Enable Low to Output Valid (Fixed Latency)		70	ns
t <sub>KHTX</sub> , t <sub>KHTV</sub>	t <sub>KHTL</sub>	Clock High to WAIT Valid		9	ns
t <sub>LHAX</sub>	t <sub>AVH</sub>	Address hold from Latch Enable High (fixed latency)	2		ns
t <sub>GHAV</sub>	t <sub>OHZS</sub>	Output Enable High to Address valid	8		ns


Table 20. Synchronous Burst Read AC characteristics	Table 20.	Synchronous Burst Read AC characteristics <sup>(1)</sup>
---	-----------	--

1. These timings have been obtained in the measurement conditions described in *Table 14: Operating and AC measurement conditions* and *Figure 12: AC Measurement Load Circuit*.

A refresh opportunity must be offered every t<sub>ELEH</sub>. A refresh opportunity is possible either if E is High during the rising edge of K; or if E is High for longer than 15ns.

3. The Hi-Z timings measure a 100mV transition from either V\_{OH} or V\_{OL} to V\_{CCQ}/2.

4. The Low-Z timings measure a 100mV transition from the Hi-Z (V<sub>CCQ</sub>/2) level to either V<sub>OH</sub> or V<sub>OL</sub>.




#### Figure 23. 4-Word Synchronous Burst Write AC waveforms (Variable Latency Mode)

1. The Latency is set to 3 clock cycles (BCR13-BCR11 = 101). The WAIT signal is active Low (BCR10=0), and asserted during delay (BCR8=0).

2. The WAIT signal must remain asserted for LC clock cycles (LC Latency code), whatever the Latency mode (fixed or variable).

3.  $t_{AVLL}$  and  $t_{LLWL},$  are required if  $t_{ELKH}{>}$  20ns.








1. The WAIT signal is active Low (BCR10=0), and is asserted during delay (BCR8=0).






#### Figure 25. Synchronous Burst Write Followed by Read AC waveforms (4 Words)

The Latency type can set to fixed or variable mode. The Latency is set to 3 clock cycles (BCR13-BCR11 = 101). The WAIT signal is active Low (BCR10=0), and is asserted during delay (BCR8=0).

2. E can remain Low between the Burst Read and Burst Write operation, but it must not be held Low for longer than t<sub>ELEH</sub>.

57



#### Figure 26. CR Controlled Configuration Register Program, Synchronous Mode

1. Only the Configuration Register (BCR) and the Refresh Configuration Register (RCR) can be modified.

2. Data Inputs/Outputs are not used.

3. The Opcode is the value to be written in the Configuration Register.

4. A19 gives the Configuration Register address.

5. CR initiates the Configuration Register Access.



			M69KN	1096AA	
Symbol	Alt.	Parameter	83N	ΛHz	Unit
			Min	Max	
t <sub>AVWL</sub> t <sub>LLWL</sub> <sup>(2)</sup>	t <sub>AS</sub>	Address Set-up to Beginning of Write Operation	0		ns
t <sub>avkh</sub> t <sub>dvkh</sub> t <sub>wlkh</sub> t <sub>llkh</sub> t <sub>blkh</sub> t <sub>whkh</sub>	t <sub>SP</sub>	Set-up Time to Active Clock Edge	3		ns
t <sub>LHAX</sub>	t <sub>AVH</sub>	Latch Enable High to Address Transition (Fixed Latency)	2		ns
t <sub>EHEL</sub> <sup>(3)</sup>	t <sub>CBPH</sub>	Chip Enable High between Subsequent Operations in Full- Synchronous or NOR-Flash mode.	6		ns
t <sub>ELEH</sub> <sup>(3)</sup>	t <sub>CEM</sub>	Maximum Chip Enable Low Pulse		4	μs
t <sub>ELTV</sub> t <sub>LLTV</sub>	t <sub>CEW</sub>	Chip Enable Low to WAIT Valid	1	7.5	ns
t <sub>ELKH</sub>	t <sub>CSP</sub>	Chip Enable Low to Clock High	4		ns
t <sub>EHDZ</sub> t <sub>EHTZ</sub> <sup>(4)</sup>	t <sub>HZ</sub>	Chip Enable High to Input Hi-Z or WAIT Hi-Z		8	ns
<sup>t</sup> khax <sup>t</sup> khrl <sup>t</sup> khlh <sup>t</sup> khdx <sup>t</sup> kheh <sup>t</sup> khbh <sup>t</sup> khwh	t <sub>HD</sub>	Hold Time from Active Clock Edge	3		ns
t <sub>KHTV</sub> tKHTX	t <sub>KHTL</sub>	Clock High to WAIT Valid or Low		9	ns

Table 21. Synchronous Burst write AC characteristics'	Table 21.	Synchronous Burst Write AC characteristics <sup>(1)</sup>
---	-----------	---

1. These timings have been obtained in the measurement conditions described in *Table 14: Operating and AC measurement conditions* and *Figure 12: AC Measurement Load Circuit*.


2.  $t_{AVWL}$  and  $t_{LLWL}$ , are required if  $t_{ELKH}$ > 20ns.

3. A refresh opportunity must be offered every t<sub>ELEH</sub>. A refresh opportunity is possible either if  $\overline{E}$  is High during the rising edge of K; or if  $\overline{E}$  is High for longer than 15ns.

4. The Hi-Z timings measure a 100mV transition from either V\_{OH} or V\_{OL} to V\_{CCQ}/2.


57

#### Figure 27. Power-Up AC waveforms



1. Power must be applied to  $V_{CC}$  prior to or at the same time as  $V_{CCQ}.$ 

#### Figure 28. Deep Power-Down Entry and Exit AC waveforms



#### Table 22. Power-Up and Deep Power-Down AC characteristics

Symbol	Alt.	Parameter	Min	Max	Unit
t <sub>VCHEL</sub>	t <sub>PU</sub>	Initialization delay after Power-Up or Deep Power-Down Exit	150		μs
t <sub>EHEL(DP)</sub>	t <sub>DPD</sub>	Deep Power-Down Entry to Deep Power-Down Exit	10		μs
t <sub>ELEH(DP)</sub>	t <sub>DPDX</sub>	Chip Enable Low to Deep Power-Down Exit	10		μs



## 10 Part numbering

#### Table 23. Ordering Information Scheme

Example:	M69KM096AA C W 8
Device Type	
M69 = PSRAM	
Mode	
K = Bare Die	
Operating Voltage	
M= Vcc = 1.7 to 1.95V, x16, Multiplexed I/O, PSRAM	
Array Organization	
096 = 64 Mbit (4 Mbit x16)	
Option 1	
A = 1 Chip Enable	
Silicon Revision	
A = A Die	
Maximum Clock Frequency	
C = 83MHz	
Package	
W = Unsawn Wafer	
Operating Temperature	

8 = -30 to  $85 \degree C$ 

The notation used for the device number is as shown in *Table 23*. Not all combinations are necessarily available. For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest STMicroelectronics Sales Office.



# 11 Revision history

Date	Rev.	Revision Details
15-Dec-2005	0.1	First Issue.
29-May-2006	1	80MHz clock frequency changed to 83MHz, and 104MHz removed. t <sub>EHEL</sub> and t <sub>LHQZ</sub> minimum values, and t <sub>LLQZ</sub> maximum value updated in <i>Table 17: Asynchronous Read AC characteristics</i> . t <sub>EHEL</sub> minimum values updated in <i>Table 18: Asynchronous Write AC characteristics</i> . t <sub>LHAX</sub> and t <sub>GHAV</sub> added in <i>Table 20: Synchronous Burst Read AC</i> <i>characteristics</i> . t <sub>LHAX</sub> added in <i>Figure 19</i> . t <sub>LHAX</sub> and t <sub>GHAV</sub> added in <i>Figure 20</i> and <i>Figure 22</i> . t <sub>KHLL</sub> removed from <i>Table 21: Synchronous Burst Write AC characteristics</i> , <i>Figure 23</i> and <i>Figure 25</i> . t <sub>PU</sub> changed to t <sub>VCHEL</sub> in <i>Table 22: Power-Up and Deep Power-Down AC</i> <i>characteristics</i> , <i>Figure 27</i> and <i>Figure 28</i> . Wafer and Die specifications section removed. Maximum clock frequency identifier changed from '80' to 'C' in <i>Table 23:</i> <i>Ordering Information Scheme</i> .
6-Jul-2006	2	Updated Section 6.3.3: Row Boundary Crossing on page 18, Figure 21: Burst Read Showing End-of-Row Condition AC waveforms (No Wrap) on page 48, Figure 23: 4-Word Synchronous Burst Write AC waveforms (Variable Latency Mode) on page 51, Figure 24: Burst Write Showing End-of-Row Condition AC waveforms (No Wrap) on page 52, Hold Time from Active Clock Edge value in Table 20: Synchronous Burst Read AC characteristics and Table 21: Synchronous Burst Write AC characteristics.



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

