

## **General Description**

The MAX1236-MAX1239 low-power, 12-bit, multichannel analog-to-digital converters (ADCs) feature internal track/hold (T/H), voltage reference, clock, and an I<sup>2</sup>C-compatible 2-wire serial interface. These devices operate from a single supply of 2.7V to 3.6V (MAX1237/ MAX1239) or 4.5V to 5.5V (MAX1236/MAX1238) and require only 670µA at the maximum sampling rate of 94.4ksps. Supply current falls below 230µA for sampling rates under 46ksps. AutoShutdown™ powers down the devices between conversions, reducing supply current to less than 1µA at low throughput rates. The MAX1236/MAX1237 have four analog input channels each, while the MAX1238/MAX1239 have 12 analog input channels each. The fully differential analog inputs are software configurable for unipolar or bipolar, and single-ended or differential operation.

The full-scale analog input range is determined by the internal reference or by an externally applied reference voltage ranging from 1V to VDD. The MAX1237/ MAX1239 feature a 2.048V internal reference and the MAX1236/MAX1238 feature a 4.096V internal reference. The MAX1236/MAX1237 are available in an 8-pin µMAX® package. The MAX1238/MAX1239 are available in a 16pin QSOP package. The MAX1236-MAX1239 are guaranteed over the extended temperature range (-40°C to +85°C). For pin-compatible 10-bit parts, refer to the MAX1136-MAX1139 data sheet. For pin-compatible 8-bit parts, refer to the MAX1036–MAX1039 data sheet.

## **Applications**

Solar-Powered Remote
Systems
Received-Signal-Strength
Indicators
System Supervision

## **Selector Guide**

PART	INPUT CHANNELS	INTERNAL REFERENCE (V)	SUPPLY VOLTAGE (V)	INL (LSB)
MAX1236	4	4.096	4.5 to 5.5	±1
MAX1237	4	2.048	2.7 to 3.6	±1
MAX1238	12	4.096	4.5 to 5.5	±1
MAX1239	12	2.048	2.7 to 3.6	±1

**Features** 

- ♦ High-Speed I<sup>2</sup>C-Compatible Serial Interface 400kHz Fast Mode 1.7MHz High-Speed Mode
- **♦** Single-Supply

2.7V to 3.6V (MAX1237/MAX1239) 4.5V to 5.5V (MAX1236/MAX1238)

♦ Internal Reference

2.048V (MAX1237/MAX1239) 4.096V (MAX1236/MAX1238)

- ♦ External Reference: 1V to Vpp
- ♦ Internal Clock
- ◆ 4-Channel Single-Ended or 2-Channel Fully Differential (MAX1236/MAX1237)
- **♦ 12-Channel Single-Ended or 6-Channel Fully** Differential (MAX1238/MAX1239)
- ♦ Internal FIFO with Channel-Scan Mode
- **♦ Low Power**

670µA at 94.4ksps 230µA at 40ksps 60µA at 10ksps 6uA at 1ksps 0.5µA in Power-Down Mode

- ♦ Software-Configurable Unipolar/Bipolar
- ♦ Small Packages

8-Pin µMAX (MAX1236/MAX1237) 16-Pin QSOP (MAX1238/MAX1239)

## **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	I <sup>2</sup> C SLAVE ADDRESS
MAX1236EUA+	-40°C to +85°C	8 µMAX	0110100
MAX1237EUA+	-40°C to +85°C	8 µMAX	0110100
MAX1238EEE+	-40°C to +85°C	16 QSOP	0110101
MAX1238EEE/V+	-40°C to +85°C	16 QSOP	0110101
MAX1239EEE+	-40°C to +85°C	16 QSOP	0110101

+Denotes a lead(Pb)-free/RoHS-compliant package. N denotes an automotive qualified part.

AutoShutdown is a trademark of Maxim Integrated Products, Inc. µMAX is a registered trademark of Maxim Integrated Products, Inc.

Pin Configurations and Typical Operating Circuit appear at end of data sheet.

Maxim Integrated Products 1

## **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.3V to +6V AIN0-AIN11,	Operating Temperature Range Junction Temperature	
REF to GND0.3V to the lower of (VDD + 0.3V) and 6V	Storage Temperature Range	60°C to +150°C
SDA, SCL to GND0.3V to +6V	Lead Temperature (soldering, 10s)	+300°C
Maximum Current Into Any Pin±50mA	Soldering Temperature (reflow)	+260°C
Continuous Power Dissipation (T <sub>A</sub> = +70°C)		
8-Pin µMAX (derate 5.9mW/°C above +70°C)470.6mW		
16-Pin QSOP (derate 8.3mW/°C above +70°C)666.7mW		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $(V_{DD}=2.7V\ to\ 3.6V\ (MAX1237/MAX1239),\ V_{DD}=4.5V\ to\ 5.5V\ (MAX1236/MAX1238),\ V_{REF}=2.048V\ (MAX1237/MAX1239),\ V_{REF}=4.096V\ (MAX1236/MAX1238),\ f_{SCL}=1.7MHz,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C$ , see Tables 1–5 for programming notation.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 1)			•			•
Resolution			12			Bits
Relative Accuracy	INL	(Note 2)			±1	LSB
Differential Nonlinearity	DNL	No missing codes over temperature			±1	LSB
Offset Error					±4	LSB
Offset-Error Temperature Coefficient		Relative to FSR		0.3		ppm/°C
Gain Error		(Note 3)			±4	LSB
Gain-Temperature Coefficient		Relative to FSR		0.3		ppm/°C
Channel-to-Channel Offset Matching				±0.1		LSB
Channel-to-Channel Gain Matching				±0.1		LSB
DYNAMIC PERFORMANCE (fIN(	SINE-WAVE) =	10kHz, V <sub>IN(P-P)</sub> = V <sub>REF</sub> , f <sub>SAMPLE</sub> = 94.4ksps	)			
Signal-to-Noise Plus Distortion	SINAD			70		dB
Total Harmonic Distortion	THD	Up to the 5th harmonic		-78		dB
Spurious-Free Dynamic Range	SFDR			78		dB
Full-Power Bandwidth		SINAD > 68dB		3		MHz
Full-Linear Bandwidth		-3dB point		5		MHz
CONVERSION RATE						
Conversion Time (Note 4)	toons	Internal clock			7.5	110
Conversion time (Note 4)	tCONV	External clock	10.6	·		μs

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=2.7V\ to\ 3.6V\ (MAX1237/MAX1239),\ V_{DD}=4.5V\ to\ 5.5V\ (MAX1236/MAX1238),\ V_{REF}=2.048V\ (MAX1237/MAX1239),\ V_{REF}=4.096V\ (MAX1236/MAX1238),\ f_{SCL}=1.7MHz,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C$ , see Tables 1–5 for programming notation.)

PARAMETER	SYMBOL	C	MIN	TYP	MAX	UNITS	
		Internal clock, SC	Internal clock, SCAN[1:0] = 01				
Throughput Rate	fSAMPLE		Internal clock, SCAN[1:0] = 00 CS[3:0] = 1011 (MAX1238/MAX1239)				ksps
		External clock			94.4		
Track/Hold Acquisition Time				800			ns
Internal Clock Frequency					2.8		MHz
Apartura Dalay (Nata E)	+	External clock, fas	st mode		60		20
Aperture Delay (Note 5)	t <sub>AD</sub>	External clock, hig	gh-speed mode		30		ns
ANALOG INPUT (AIN0-AIN11)							
Input-Voltage Range, Single-		Unipolar		0		V <sub>REF</sub>	V
Ended and Differential (Note 6)		Bipolar		0		±V <sub>REF</sub> /2	V
Input Multiplexer Leakage Current		ON/OFF leakage	current, VAIN_ = 0V or VDD		±0.01	±1	μΑ
Input Capacitance	CIN				22		рF
INTERNAL REFERENCE (Note 7)							
Deference Voltage	\/	T0500	MAX1237/MAX1239	1.968	2.048	2.128	V
Reference Voltage	V <sub>REF</sub>	$T_A = +25^{\circ}C$	MAX1236/MAX1238	3.936	4.096	4.256	V
Reference-Voltage Temperature Coefficient	TCV <sub>REF</sub>				25		ppm/°C
REF Short-Circuit Current						2	mA
REF Source Impedance					1.5		kΩ
EXTERNAL REFERENCE	l .	1		<b>.</b>			
REF Input-Voltage Range	V <sub>REF</sub>	(Note 8)		1		V <sub>DD</sub>	V
REF Input Current	I <sub>REF</sub>	fSAMPLE = 94.4ks	os			40	μΑ
DIGITAL INPUTS/OUTPUTS (SCL	, SDA)			•			
Input-High Voltage	VIH			0.7 × V <sub>D</sub> [	)		V
Input-Low Voltage	VIL					$0.3 \times V_{DD}$	V
Input Hysteresis	V <sub>HYST</sub>			0.1 × V <sub>DI</sub>	)		V
Input Current	I <sub>IN</sub>	$V_{IN} = 0V \text{ to } V_{DD}$				±10	μΑ
Input Capacitance	CIN				15		рF
Output Low Voltage	V <sub>OL</sub>	Isink = 3mA				0.4	V

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=2.7V\ to\ 3.6V\ (MAX1237/MAX1239),\ V_{DD}=4.5V\ to\ 5.5V\ (MAX1236/MAX1238),\ V_{REF}=2.048V\ (MAX1237/MAX1239),\ V_{REF}=4.096V\ (MAX1236/MAX1238),\ f_{SCL}=1.7MHz,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C$ , see Tables 1–5 for programming notation.)

- Land Company											
PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNITS				
POWER REQUIREMENTS											
Curaliu Valtaria	\/	MAX1237/MAX1239		2.7		3.6	V				
Supply Voltage	V <sub>DD</sub>	MAX1236/MAX1238		4.5		5.5	V				
		fsample = 94.4ksps	Internal reference		900	1150					
		external clock	External reference		670	900					
		fSAMPLE = 40ksps internal clock	Internal reference		530						
			External reference		230						
Supply Current	I <sub>DD</sub>	fsample = 10ksps	Internal reference		380		μΑ				
		internal clock	External reference		60						
		f <sub>SAMPLE</sub> =1ksps	Internal reference		330						
		internal clock	External reference		6						
		Shutdown (internal REF off)			0.5	10					
Power-Supply Rejection Ratio	PSRR	Full-scale input (Note 9	)		±0.5	±2.0	LSB/V				

## **TIMING CHARACTERISTICS (Figure 1)**

( $V_{DD}$  = 2.7V to 3.6V (MAX1237/MAX1239),  $V_{DD}$  = 4.5V to 5.5V (MAX1236/MAX1238),  $V_{REF}$  = 2.048V (MAX1237/MAX1239),  $V_{REF}$  = 4.096V (MAX1236/MAX1238),  $f_{SCL}$  = 1.7MHz,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C, see Tables 1–5 for programming notation.)

PARAMETER	SYMBOL	CONDITIONS	MIN TY	P MAX	UNITS
TIMING CHARACTERISTICS FOR	FAST MOD	)E	•		
Serial-Clock Frequency	fscl			400	kHz
Bus Free Time Between a STOP (P) and a START (S) Condition	tBUF		1.3		μs
Hold Time for START (S) Condition	thd, sta		0.6		μs
Low Period of the SCL Clock	tLOW		1.3		μs
High Period of the SCL Clock	thigh		0.6		μs
Setup Time for a Repeated START Condition (Sr)	tsu, sta		0.6		μs
Data Hold Time (Note 10)	thd, dat		0	900	ns
Data Setup Time	tsu, dat		100		ns
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>R</sub>	Measured from 0.3V <sub>DD</sub> - 0.7V <sub>DD</sub>	20 + 0.1C <sub>B</sub>	300	ns
Fall Time of SDA Transmitting	tF	Measured from 0.3V <sub>DD</sub> - 0.7V <sub>DD</sub> (Note 11)	20 + 0.1C <sub>B</sub>	300	ns
Setup Time for STOP (P) Condition	tsu, sto		0.6		μs
Capacitive Load for Each Bus Line	Св			400	рF
Pulse Width of Spike Suppressed	tsp			50	ns

## **TIMING CHARACTERISTICS (Figure 1) (continued)**

 $(V_{DD}=2.7V\ to\ 3.6V\ (MAX1237/MAX1239),\ V_{DD}=4.5V\ to\ 5.5V\ (MAX1236/MAX1238),\ V_{REF}=2.048V\ (MAX1237/MAX1239),\ V_{REF}=4.096V\ (MAX1236/MAX1238),\ f_{SCL}=1.7MHz,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless otherwise noted.$  Typical values are at  $T_A=+25^{\circ}C$ , see Tables 1–5 for programming notation.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS				
TIMING CHARACTERISTICS FOR HIGH-SPEED MODE (C <sub>B</sub> = 400pF, Note 12)										
Serial Clock Frequency	fsclh	(Note 13)			1.7	MHz				
Hold Time, Repeated START Condition (Sr)	t <sub>HD</sub> , STA		160			ns				
Low Period of the SCL Clock	tLOW		320			ns				
High Period of the SCL Clock	thigh		120			ns				
Setup Time for a Repeated START Condition (Sr)	tsu, sta		160			ns				
Data Hold Time	thd, dat	(Note 10)	0		150	ns				
Data Setup Time	tsu, dat		10			ns				
Rise Time of SCL Signal (Current Source Enabled)	tRCL		20		80	ns				
Rise Time of SCL Signal after Acknowledge Bit	t <sub>RCL1</sub>	Measured from 0.3V <sub>DD</sub> - 0.7V <sub>DD</sub>	20		160	ns				
Fall Time of SCL Signal	tFCL	Measured from 0.3V <sub>DD</sub> - 0.7V <sub>DD</sub>	20		80	ns				
Rise Time of SDA Signal	t <sub>RDA</sub>	Measured from 0.3V <sub>DD</sub> - 0.7V <sub>DD</sub>	20		160	ns				
Fall Time of SDA Signal	t <sub>FDA</sub>	Measured from 0.3V <sub>DD</sub> - 0.7V <sub>DD</sub> (Note 11)	20		160	ns				
Setup Time for STOP (P) Condition	tsu, sto		160			ns				
Capacitive Load for Each Bus Line	CB				400	рF				
Pulse Width of Spike Suppressed	tsp	(Notes 10 and 13)	0		10	ns				

- Note 1: For DC accuracy, the MAX1236/MAX1238 are tested at V<sub>DD</sub> = 5V and the MAX1237/MAX1239 are tested at V<sub>DD</sub> = 3V. All devices are configured for unipolar, single-ended inputs.
- **Note 2:** Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range and offsets have been calibrated.
- Note 3: Offset nulled.
- **Note 4:** Conversion time is defined as the number of clock cycles needed for conversion multiplied by the clock period. Conversion time does not include acquisition time. SCL is the conversion clock in the external clock mode.
- Note 5: A filter on the SDA and SCL inputs suppresses noise spikes and delays the sampling instant.
- Note 6: The absolute input-voltage range for the analog inputs (AIN0-AIN11) is from GND to V<sub>DD</sub>.
- Note 7: When the internal reference is configured to be available at AIN\_/REF (SEL[2:1] = 11) decouple AIN\_/REF to GND with a 0.1μF capacitor and a 2kΩ series resistor (see the *Typical Operating Circuit*).
- Note 8: ADC performance is limited by the converter's noise floor, typically 300µVP-P.
- Note 9: Measured as for the MAX1237/MAX1239

$$\frac{\left[ \left[ V_{FS}(3.6V) - V_{FS}(2.7V) \right] \times \frac{2^{N} - 1}{V_{REF}} \right]}{(3.6V - 2.7V)}$$

## **TIMING CHARACTERISTICS (Figure 1) (continued)**

 $(V_{DD}=2.7V\ to\ 3.6V\ (MAX1237/MAX1239),\ V_{DD}=4.5V\ to\ 5.5V\ (MAX1236/MAX1238),\ V_{REF}=2.048V\ (MAX1237/MAX1239),\ V_{REF}=4.096V\ (MAX1236/MAX1238),\ f_{SCL}=1.7MHz,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless otherwise noted.$  Typical values are at  $T_A=+25^{\circ}C$ , see Tables 1–5 for programming notation.)

and for the MAX1236/MAX1238 where N is the number of bits.

$$\frac{\left[ \left[ V_{FS}(5.5V) - V_{FS}(4.5V) \right] \times \frac{2^{N} - 1}{V_{REF}} \right]}{(5.5V - 4.5V)}$$

Note 10: A master device must provide a data hold time for SDA (referred to V<sub>IL</sub> of SCL) in order to bridge the undefined region of SCL's falling edge (see Figure 1).


Note 11: The minimum value is specified at +25°C.

**Note 12:** C<sub>B</sub> = total capacitance of one bus line in pF.

Note 13: fSCL must meet the minimum clock low time plus the rise/fall times.


## Typical Operating Characteristics


 $(V_{DD} = 3.3V \text{ (MAX1237/MAX1239)}, V_{DD} = 5V \text{ (MAX1236/MAX1238)}, f_{SCL} = 1.7MHz, (50\% duty cycle), f_{SAMPLE} = 94.4ksps, single-ended, unipolar, T<sub>A</sub> = +25°C, unless otherwise noted.)$ 





## Typical Operating Characteristics (continued)


 $(V_{DD} = 3.3V \text{ (MAX1237/MAX1239)}, V_{DD} = 5V \text{ (MAX1236/MAX1238)}, f_{SCL} = 1.7MHz, (50\% duty cycle), f_{SAMPLE} = 94.4ksps, single-ended, unipolar, T_A = +25°C, unless otherwise noted.)$ 

















## **Pin Description**

Pi	IN					
MAX1236 MAX1237	MAX1238 MAX1239	NAME	DESCRIPTION			
1, 2, 3	1, 2, 3	AIN0-AIN2				
_	4–8	AIN3-AIN7	Analog Inputs			
_	16, 15, 14	AIN8-AIN10				
4	_	AIN3/REF	Analog Input 3/Reference Input or Output. Selected in the setup register (see Tables 1 and 6).			
_	13	AIN11/REF	Analog Input 11/Reference Input or Output. Selected in the setup register (see Tables 1 and 6).			
5	9	SCL	Clock Input			
6	10	SDA	Data Input/Output			
7	11	GND	Ground			
8	12	V <sub>DD</sub>	Positive Supply. Bypass $V_{DD}$ to GND with a 0.1 $\mu$ F capacitor as close as possible to the device.			




Figure 1. 2-Wire Serial Interface Timing




Figure 2. MAX1238/MAX1239 Simplified Functional Diagram




Figure 3. Load Circuit

## **Detailed Description**

The MAX1236–MAX1239 analog-to-digital converters (ADCs) use successive-approximation conversion techniques and fully differential input track/hold (T/H) circuitry to capture and convert an analog signal to a serial 12-bit digital output. The MAX1236/MAX1237 are 4-channel ADCs, and the MAX1238/MAX1239 are 12-channel ADCs. These devices feature a high-speed, 2-wire serial interface supporting data rates up to 1.7MHz.

Figure 2 shows the simplified internal structure for the MAX1238/MAX1239.

## **Power Supply**

The MAX1236–MAX1239 operates from a single supply and consumes 670µA (typ) at sampling rates up to 94.4ksps. The MAX1237/MAX1239 feature a 2.048V internal reference and the MAX1236/MAX1238 feature a 4.096V internal reference. All devices can be configured for use with an external reference from 1V to Vpp.

## **Analog Input and Track/Hold**

The MAX1236–MAX1239 analog-input architecture contains an analog-input multiplexer (mux), a fully differential track-and-hold (T/H) capacitor, T/H switches, a comparator, and a fully differential switched capacitive digital-to-analog converter (DAC) (Figure 4).

In single-ended mode, the analog input multiplexer connects CT/H between the analog input selected by CS[3:0] (see the *Configuration/Setup Bytes (Write Cycle)* section) and GND (Table 3). In differential mode, the analog-input multiplexer connects CT/H to the "+" and "-" analog inputs selected by CS[3:0] (Table 4).

During the acquisition interval, the T/H switches are in the track position and  $C_{\text{T/H}}$  charges to the analog input

signal. At the end of the acquisition interval, the T/H switches move to the hold position retaining the charge on CT/H as a stable sample of the input signal.

During the conversion interval, the switched capacitive DAC adjusts to restore the comparator input voltage to 0V within the limits of a 12-bit resolution. This action requires 12 conversion clock cycles and is equivalent to transferring a charge of 11pF  $\times$  (V<sub>IN+</sub> - V<sub>IN-</sub>) from C<sub>T/H</sub> to the binary weighted capacitive DAC, forming a digital representation of the analog input signal.

Sufficiently low source impedance is required to ensure an accurate sample. A source impedance of up to  $1.5 k\Omega$  does not significantly degrade sampling accuracy. To minimize sampling errors with higher source impedances, connect a 100pF capacitor from the analog input to GND. This input capacitor forms an RC filter with the source impedance limiting the analog-input bandwidth. For larger source impedances, use a buffer amplifier to maintain analog-input signal integrity and bandwidth.

When operating in internal clock mode, the T/H circuitry enters its tracking mode on the eighth rising clock edge of the address byte, see the Slave Address section. The T/H circuitry enters hold mode on the falling clock edge of the acknowledge bit of the address byte (the ninth clock pulse). A conversion, or series of conversions, are then internally clocked and the MAX1236–MAX1239 holds SCL low. With external clock mode, the T/H circuitry enters track mode after a valid address on the rising edge of the clock during the read (R/ $\overline{\rm W}$  = 1) bit. Hold mode is then entered on the rising edge of the second

clock pulse during the shifting out of the first byte of the result. The conversion is performed during the next 12 clock cycles.

The time required for the T/H circuitry to acquire an input signal is a function of the input sample capacitance. If the analog-input source impedance is high, the acquisition time constant lengthens and more time must be allowed between conversions. The acquisition time (tACQ) is the minimum time needed for the signal to be acquired. It is calculated by:

where R<sub>SOURCE</sub> is the analog-input source impedance,  $R_{IN} = 2.5k\Omega$ , and  $C_{IN} = 22pF$ .  $t_{ACQ}$  is 1.5/f<sub>SCL</sub> for internal clock mode and  $t_{ACQ} = 2/f_{SCL}$  for external clock mode.

## **Analog Input Bandwidth**

The MAX1236–MAX1239 feature input-tracking circuitry with a 5MHz small-signal bandwidth. The 5MHz input bandwidth makes it possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using under sampling techniques. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

## **Analog Input Range and Protection**

Internal protection diodes clamp the analog input to  $V_{\mbox{\scriptsize DD}}$  and GND. These diodes allow the analog inputs to




Figure 4. Equivalent Input Circuit

swing from ( $V_{GND}$  - 0.3V) to ( $V_{DD}$  + 0.3V) without causing damage to the device. For accurate conversions, the inputs must not go more than 50mV below GND or above  $V_{DD}$ .

## Single-Ended/Differential Input

The SGL/DIF of the configuration byte configures the MAX1236–MAX1239 analog-input circuitry for single-ended or differential inputs (Table 2). In single-ended mode (SGL/DIF = 1), the digital conversion results are the difference between the analog input selected by CS[3:0] and GND (Table 3). In differential mode (SGL/DIF = 0), the digital conversion results are the difference between the "+" and the "-" analog inputs selected by CS[3:0] (Table 4).

## Unipolar/Bipolar

When operating in differential mode, the BIP/ $\overline{\text{UNI}}$  bit of the set-up byte (Table 1) selects unipolar or bipolar operation. Unipolar mode sets the differential input range from 0 to VREF. A negative differential analog input in unipolar mode causes the digital output code to be zero. Selecting bipolar mode sets the differential input range to  $\pm V_{\text{REF}}/2$ . The digital output code is binary in unipolar mode and two's complement in bipolar mode, see the *Transfer Functions* section.

In single-ended mode, the MAX1236-MAX1239 always operates in unipolar mode irrespective of BIP/UNI. The analog inputs are internally referenced to GND with a full-scale input range from 0V to VREF.

## 2-Wire Digital Interface

The MAX1236–MAX1239 feature a 2-wire interface consisting of a serial data line (SDA) and serial clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX1236–MAX1239 and the master at rates up to 1.7MHz. The MAX1236–MAX1239 are slaves that transfer and receive data. The master (typically a microcontroller) initiates data transfer on the bus and generates the SCL signal to permit that transfer.

SDA and SCL must be pulled high. This is typically done with pullup resistors (750 $\Omega$  or greater) (see the *Typical Operating Circuit*). Series resistors (Rs) are optional. They protect the input architecture of the MAX1236–MAX1239 from high voltage spikes on the bus lines and minimize crosstalk and undershoot of the bus signals.

## Bit Transfer

One data bit is transferred during each SCL clock cycle. A minimum of 18 clock cycles are required to transfer the data in or out of the MAX1236–MAX1239. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is stable are considered control

signals (see the *START* and *STOP* Conditions section). Both SDA and SCL remain high when the bus is not busy.

### START and STOP Conditions

The master initiates a transmission with a START condition (S), a high-to-low transition on SDA while SCL is high. The master terminates a transmission with a STOP condition (P), a low-to-high transition on SDA while SCL is high (Figure 5). A repeated START condition (Sr) can be used in place of a STOP condition to leave the bus active and the interface mode unchanged (see HS mode).




Figure 5. START and STOP Conditions

### Acknowledge Bits

Data transfers are acknowledged with an acknowledge bit (A) or a not-acknowledge bit  $(\overline{A})$ . Both the master and the MAX1236-MAX1239 (slave) generate acknowledge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse (Figure 6). To generate a not-acknowledge, the receiver allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves SDA high during the high period of the clock pulse. Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.




Figure 6. Acknowledge Bits

### Slave Address

A bus master initiates communication with a slave device by issuing a START condition followed by a slave address. When idle, the MAX1236–MAX1239 continuously wait for a START condition followed by their slave address. When the MAX1236–MAX1239 recognize their slave address, they are ready to accept or send data. Please refer to the table in the ordering information section for the factory programmed slave address of the selected device. The least significant bit (LSB) of the address byte (RW) determines whether the master is writing to or reading from the MAX1236–MAX1239 (RW = 0 selects a write condition, RW = 1 selects a read condition). After receiving the address, the MAX1236–MAX1239 (slave) issues an acknowledge by pulling SDA low for one clock cycle.

## **Bus Timing**

At power-up, the MAX1236–MAX1239 bus timing is set for fast-mode (F/S-mode), which allows conversion rates up to 22.2ksps. The MAX1236–MAX1239 must operate in high-speed mode (HS-mode) to achieve conversion rates up to 94.4ksps. Figure 1 shows the bus timing for the MAX1236–MAX1239's 2-wire interface.

### **HS-Mode**

At power-up, the MAX1236–MAX1239 bus timing is set for F/S-mode. The bus master selects HS-mode by addressing all devices on the bus with the HS-mode master code 0000 1XXX (X = don't care). After successfully receiving the HS-mode master code, the MAX1236–MAX1239 issue a not-acknowledge, allowing SDA to be pulled high for one clock cycle (Figure 8). After the not-acknowledge, the MAX1236–MAX1239 are in HS-mode. The bus master must then send a repeated START followed by a slave address to initiate HS-mode communication. If the master generates a STOP condition, the MAX1236–MAX1239 return to F/S-mode.




Figure 7. MAX1236/MAX1237 Slave Address Byte




Figure 8. F/S-Mode to HS-Mode Transfer

## Configuration/Setup Bytes (Write Cycle)

A write cycle begins with the bus master issuing a START condition followed by seven address bits (Figure 7) and a write bit (R/W = 0). If the address byte is successfully received, the MAX1236–MAX1239 (slave) issues an acknowledge. The master then writes to the slave. The slave recognizes the received byte as the set-up byte (Table 1) if the most significant bit (MSB) is 1. If the MSB is 0, the slave recognizes that byte as the

configuration byte (Table 2). The master can write either one or two bytes to the slave in any order (setup byte, then configuration byte; configuration byte, then setup byte; setup byte or configuration byte only; Figure 9). If the slave receives a byte successfully, it issues an acknowledge. The master ends the write cycle by issuing a STOP condition or a repeated START condition. When operating in HS-mode, a STOP condition returns the bus into F/S-mode (see the *HS-Mode* section).




Figure 9. Write Cycle

## **Table 1. Setup Byte Format**

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)		
REG	SEL2	SEL1	SEL0	CLK	BIP/UNI	RST	Х		
BIT	BIT NAME DESCRIPTION								
7	REG	Register bit. 1 =	= setup byte, 0 =	configuration by	te (see Table 2).				
6	SEL2					(T. I. I. S. S. C. I.			
5	SEL1	I hree bits select power-up.	ct the reference v	oltage and the st	ate of AIN_/REF (	Table 6). Default	to 000 at		
4	SEL0	power-up.							
3	CLK	1 = external clo	ock, 0 = internal c	lock. Default to 0	at power-up.				
2	BIP/UNI	1 = bipolar, 0 =	1 = bipolar, 0 = unipolar. Default to 0 at power-up (see the <i>Unipolar/Bipolar</i> section).						
1	RST	1= no action, 0	1= no action, 0 = resets the configuration register to default. Setup register remains unchanged.						
0	Х	Don't care, can	be set to 1 or 0.						

## **Table 2. Configuration Byte Format**

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)		
REG	SCAN1	SCAN0	CS3	CS2	CS1	CS0	SGL/DIF		
BIT	NAME			DESCR	IPTION				
7	REG	Register bit 1 =	setup byte (see	Table 1), 0 = cor	nfiguration byte.				
6	SCAN1	0	Scan select bits. Two bits select the scanning configuration (Table 5). Default to 00 at power-up.						
5	SCAN0	Scan select bit	s. I wo dits seiect	the scanning co	ntiguration (Table	e 5). Detault to UC	at power-up.		
4	CS3								
3	CS2		bits. Four bits se						
2	CS1	internally set to	4). Default to 0000	u at power-up. Fo	OF IVIAX 1236/IVIAX	.1237, CS3 and C	,52 are		
1	CS0	Internally dot to	internally set to 0.						
0	SGL/DIF	0	1 = single-ended, 0 = differential (Tables 3 and 4). Default to 1 at power-up. See the <i>Single-Ended/Differential Input</i> section.						

## Table 3. Channel Selection in Single-Ended Mode (SGL/DIF = 1)

CS3 <sup>1</sup>	CS2 <sup>1</sup>	CS1	CS0	AIN0	AIN1	AIN2	AIN3 <sup>2</sup>	AIN4	AIN5	AIN6	AIN7	AIN8	AIN9	AIN10	AIN11 <sup>2</sup>	GND
0	0	0	0	+												-
0	0	0	1		+											-
0	0	1	0			+										-
0	0	1	1				+									-
0	1	0	0					+								-
0	1	0	1						+							-
0	1	1	0							+						-
0	1	1	1								+					-
1	0	0	0									+				-
1	0	0	1										+			-
1	0	1	0											+		-
1	0	1	1												+	-
1	1	0	0	RESERVED												
1	1	0	1		RESERVED											
1	1	1	0	RESERVED												
1	1	1	1		RESERVED											

<sup>1.</sup> For MAX1236/MAX1237, CS3 and CS2 are internally set to 0.

<sup>2.</sup> When SEL1 = 1, a single-ended read of AIN3/REF (MAX1236/MAX1237) or AIN11/REF (MAX1238/MAX1239) is ignored; scan stops at AIN2 or AIN10.

Table 4. Channel Selection in Differential Mode (SGL/DIF = 0)

CS3 <sup>1</sup>	CS2 <sup>1</sup>	CS1	CS0	AIN0	AIN1	AIN2	AIN3 <sup>2</sup>	AIN4	AIN5	AIN6	AIN7	AIN8	AIN9	AIN10	AIN11 <sup>2</sup>
0	0	0	0	+	-										
0	0	0	1	-	+										
0	0	1	0			+	-								
0	0	1	1			-	+								
0	1	0	0					+	-						
0	1	0	1					-	+						
0	1	1	0							+	-				
0	1	1	1							-	+				
1	0	0	0									+	-		
1	0	0	1									-	+		
1	0	1	0											+	-
1	0	1	1											-	+
1	1	0	0	RESERVED											
1	1	0	1	RESERVED											
1	1	1	0	RESERVED											
1	1	1	1		RESERVED										

- 1. For MAX1236/MAX1237, CS3 and CS2 are internally set to 0.
- 2. When SEL1 = 1, a differential read between AIN2 and AIN3/REF (MAX1236/MAX1237) or AIN10 and AIN11/REF (MAX1238/MAX1239) returns the difference between GND and AIN2 or AIN10, respectively. For example, a differential read of 1011 returns the negative difference between AIN10 and GND. In differential scanning, the address increments by 2 until limit set by CS3:CS1 has been reached.

## Data Byte (Read Cycle)

A read cycle must be initiated to obtain conversion results. Read cycles begin with the bus master issuing a START condition followed by seven address bits and a read bit  $(R/\overline{W} = 1)$ . If the address byte is successfully received, the MAX1236-MAX1239 (slave) issues an acknowledge. The master then reads from the slave. The result is transmitted in two bytes; first four bits of the first byte are high, then MSB through LSB are consecutively clocked out. After the master has received the byte(s), it can issue an acknowledge if it wants to continue reading or a not-acknowledge if it no longer wishes to read. If the MAX1236-MAX1239 receive a notacknowledge, they release SDA, allowing the master to generate a STOP or a repeated START condition. See the Clock Modes and Scan Mode sections for detailed information on how data is obtained and converted.

#### Clock Modes

The clock mode determines the conversion clock and the data acquisition and conversion time. The clock mode also affects the scan mode. The state of the setup byte's CLK bit determines the clock mode (Table 1). At power-up, the MAX1236–MAX1239 are defaulted to internal clock mode (CLK = 0).

### Internal Clock

When configured for internal clock mode (CLK = 0), the MAX1236-MAX1239 use their internal oscillator as the conversion clock. In internal clock mode, the MAX1236-MAX1239 begin tracking the analog input after a valid address on the eighth rising edge of the clock. On the falling edge of the ninth clock, the analog signal is acquired and the conversion begins. While converting the analog input signal, the MAX1236-MAX1239 holds SCL low (clock stretching). After the conversion completes, the results are stored in internal memory. If the scan mode is set for multiple conversions, they all happen in succession with each additional result stored in memory. The MAX1236/MAX1237 contain four 12-bit blocks of memory. and the MAX1238/ MAX1239 contain twelve 12-bit blocks of memory. Once all conversions are complete, the MAX1236-MAX1239 release SCL, allowing it to be pulled high. The master can now clock the results out of the memory in the same order the scan conversion has been done at a clock rate of up to 1.7MHz. SCL is stretched for a maximum of 8.3µs per channel (see Figure 10).

The device memory contains all of the conversion results when the MAX1236–MAX1239 release SCL. The converted results are read back in a first-in-first-out




Figure 10. Internal Clock Mode Read Cycles

(FIFO) sequence. If AIN\_/REF is set to be a reference input or output (SEL1 = 1, Table 6), AIN\_/REF is excluded from a multichannel scan. The memory contents can be read continuously. If reading continues past the result stored in memory, the pointer wraps around and point to the first result. Note that only the current conversion results is read from memory. The device must be addressed with a read command to obtain new conversion results.

The internal clock mode's clock stretching quiets the SCL bus signal reducing the system noise during conversion. Using the internal clock also frees the bus master (typically a microcontroller) from the burden of running the conversion clock, allowing it to perform other tasks that do not need to use the bus.

## External Clock

When configured for external clock mode (CLK = 1), the MAX1236-MAX1239 use the SCL as the conversion




Figure 11. External Clock Mode Read Cycle

**Table 5. Scanning Configuration** 

SCAN1	SCAN0	SCANNING CONFIGURATION
0	0	Scans up from AIN0 to the input selected by CS3–CS0. When CS3–CS0 exceeds 1011, the scanning stops at AIN11. When AIN_/REF is set to be a REF in/out, scanning stops at AIN10 or AIN2.
0	1	*Converts the input selected by CS3–CS0 eight times (see Tables 3 and 4).
	0	Scans up from AIN2 to the input selected by CS1 and CS0. When CS1 and CS0 are set for AIN0–AIN2, the only scan that takes place is AIN2 (MAX1236/MAX1237). When AIN/REF is set to be a REF input/output, scanning stops at AIN2.
'	0	Scans up from AIN6 to the input selected by CS3–CS0. When CS3–CS0 is set for AIN0-AIN6, the only scan that takes place is AIN6 (MAX1238/MAX1239). When AIN/REF is set to be a REF input/output, scanning stops at the selected channel or AIN10.
1	1	*Converts channel selected by CS3–CS0.

<sup>\*</sup>When operating in external clock mode, there is no difference between SCAN[1:0] = 01 and SCAN[1:0] = 11 and converting occurs perpetually until not-acknowledge occurs.

clock. In external clock mode, the MAX1236–MAX1239 begin tracking the analog input on the ninth rising clock edge of a valid slave address byte. Two SCL clock cycles later, the analog signal is acquired and the conversion begins. Unlike internal clock mode, converted data is available immediately after the first four empty high bits. The device continuously converts input channels dictated by the scan mode until given a not acknowledge. There is no need to readdress the device with a read command to obtain new conversion results (see Figure 11).

The conversion must complete in 1ms, or droop on the track-and-hold capacitor degrades conversion results. Use internal clock mode if the SCL clock period exceeds  $60\mu s$ .

The MAX1236–MAX1239 must operate in external clock mode for conversion rates from 40ksps to 94.4ksps. Below 40ksps, internal clock mode is recommended due to much smaller power consumption.

### Scan Mode

SCAN0 and SCAN1 of the configuration byte set the scan mode configuration. Table 5 shows the scanning configurations. If AIN\_/REF is set to be a reference input or output (SEL1 = 1, Table 6), AIN\_/REF is excluded from a multichannel scan. The scanned results are written to memory in the same order as the conversion. Read the results from memory in the order they were converted. Each result needs a 2-byte transmission; the first byte begins with four empty bits, during which SDA is left high. Each byte has to be acknowledged by the master or the memory transmission is terminated. It is not possible to read the memory independently of conversion.

## **Applications Information**

## **Power-On Reset**

The configuration and setup registers (Tables 1 and 2) default to a single-ended, unipolar, single-channel conversion on AINO using the internal clock with VDD as the reference and AIN\_/REF configured as an analog input. The memory contents are unknown after power-up.

## Automatic Shutdown

Automatic shutdown occurs between conversions when the MAX1236-MAX1239 are idle. All analog circuits participate in automatic shutdown except the internal reference due to its long wake-up time. When operating in external clock mode, a STOP, not-acknowledge, or repeated START condition must be issued to place the devices in idle mode and benefit from automatic shutdown. A STOP condition is not necessary in internal clock mode to benefit from automatic shutdown because power-down occurs once all conversion results are written to memory (Figure 10). When using an external reference or VDD as a reference, all analog circuitry is inactive in shutdown and supply current is less than 0.5µA. The digital conversion results obtained in internal clock mode are maintained in memory during shutdown and are available for access through the serial interface at any time prior to a STOP or a repeated START condition.

When idle, the MAX1236–MAX1239 continuously wait for a START condition followed by their slave address (see the *Slave Address* section). Upon reading a valid address byte, the MAX1236–MAX1239 power up. The internal reference requires 10ms to wake up, so when using the internal reference it should be powered up 10ms prior to conversion or powered continuously.

## Table 6. Reference Voltage and AIN\_/REF Format

SEL2	SEL1	SEL0	REFERENCE VOLTAGE	AIN_/REF	INTERNAL REFERENCE STATE
0	0	Χ	$V_{DD}$	Analog Input	Always Off
0	1	Χ	External Reference	Reference Input	Always Off
1	0	0	Internal Reference	Analog Input	Always Off
1	0	1	Internal Reference	Analog Input	Always On
1	1	0	Internal Reference	Reference Output	Always Off
1	1	1	Internal Reference	Reference Output	Always On

Wake-up is invisible when using an external reference or VDD as the reference.

Automatic shutdown results in dramatic power savings, particularly at slow conversion rates and with internal clock. For example, at a conversion rate of 10ksps, the average supply current for the MAX1237 is  $60\mu\text{A}$  (typ) and drops to  $6\mu\text{A}$  (typ) at 1ksps. At 0.1ksps the average supply current is just  $1\mu\text{A}$ , or a minuscule  $3\mu\text{W}$  of power consumption, see Average Supply Current vs. Conversion Rate in the *Typical Operating Characteristics* section.

## Reference Voltage

SEL[2:0] of the setup byte (Table 1) control the reference and the AIN\_/REF configuration (Table 6). When AIN\_/REF is configured to be a reference input or reference output (SEL1 = 1), differential conversions on AIN\_/REF appear as if AIN\_/REF is connected to GND (see Note 2 and Table 4). Single-ended conversion in scan mode AIN\_/REF is ignored by the internal limiter, which sets the highest available channel at AIN2 or AIN10.

## Internal Reference

The internal reference is 4.096V for the MAX1236/MAX1238 and 2.048V for the MAX1237/MAX1239. SEL1 of the setup byte controls whether AlN\_/REF is used for an analog input or a reference (Table 6). When AlN\_/REF is configured to be an internal reference output (SEL[2:1] = 11), decouple AlN\_/REF to GND with a 0.1µF capacitor and a  $2k\Omega$  series resistor (see the *Typical Operating Circuit*). Once powered up, the reference always remains on until reconfigured. The internal reference requires 10ms to wake up and is accessed using SEL0 (Table 6). When in shutdown, the internal reference output is in a high-impedance state. The reference should not be used to supply current for external circuitry. The internal reference does not require an external bypass capacitor and works best when not connected to the pin (SEL1 = 0).

## External Reference

The external reference can range from 1V to V<sub>DD</sub>. For maximum conversion accuracy, the reference must be

able to deliver up to 40 $\mu$ A and have an output impedance of 500 $\Omega$  or less. If the reference has a higher output impedance or is noisy, bypass it to GND as close to AIN\_/REF as possible with a 0.1 $\mu$ F capacitor.

## **Transfer Functions**

Output data coding for the MAX1236–MAX1239 is binary in unipolar mode and two's complement in bipolar mode with 1 LSB = (V<sub>REF</sub>/2N) where "N" is the number of bits (12). Code transitions occur halfway between successive-integer LSB values. Figures 12 and 13 show the input/output (I/O) transfer functions for unipolar and bipolar operations, respectively.

## Layout, Grounding, and Bypassing

Only use PC boards. Wire-wrap configurations are not recommended since the layout should ensure proper separation of analog and digital traces. Do not run analog and digital lines parallel to each other, and do not layout digital signal paths underneath the ADC pack-




Figure 12. Unipolar Transfer Function

\_ /N/XI/N




Figure 13. Bipolar Transfer Function

age. Use separate analog and digital PC board ground sections with only one star point (Figure 14) connecting the two ground systems (analog and digital). For lowest noise operation, ensure the ground return to the star ground's power supply is low impedance and as short as possible. Route digital signals far away from sensitive analog and reference inputs.

High-frequency noise in the power supply (VDD) could influence the proper operation of the ADC's fast comparator. Bypass VDD to the star ground with a network of two parallel capacitors, 0.1µF and 4.7µF, located as close as possible to the MAX1236–MAX1239 power-supply pin. Minimize capacitor lead length for best supply noise rejection, and add an attenuation resistor (5 $\Omega$ ) in series with the power supply if it is extremely noisy.

## **Definitions**

## **Integral Nonlinearity**

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best straight-line fit or a line drawn between the endpoints of the transfer function, once offset and gain errors have been nullified. The MAX1236–MAX1239's INL is measured using the endpoint.

### **Differential Nonlinearity**

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function.




Figure 14. Power-Supply Grounding Connection

## **Aperture Jitter**

Aperture jitter (t<sub>AJ</sub>) is the sample-to-sample variation in the time between the samples.

## **Aperture Delay**

Aperture delay (t<sub>AD</sub>) is the time between the falling edge of the sampling clock and the instant when an actual sample is taken.

### Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N Bits):

$$SNR_{MAX[dB]} = 6.02_{dB} \times N + 1.76_{dB}$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

### **Signal-to-Noise Plus Distortion**

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all other ADC output signals.

$$SINAD(dB) = 20 \times log \left[ \frac{SignalRMS}{NoiseRMS + THDRMS} \right]$$

## **Effective Number of Bits**

Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the ADC's full-scale range, calculate the ENOB as follows:

$$ENOB = (SINAD - 1.76)/6.02$$

## **Total Harmonic Distortion**

Total harmonic distortion (THD) is the ratio of the RMS sum of the input signal's first five harmonics to the fundamental itself. This is expressed as:


THD = 
$$20 \times log \left( \sqrt{\frac{{V_2}^2 + {V_3}^2 + {V_4}^2 + {V_5}^2}{V_1}} \right)$$

where  $V_1$  is the fundamental amplitude, and  $V_2$  through  $V_5$  are the amplitudes of the 2nd- through 5th-order harmonics.


## Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest distortion component.

## Typical Operating Circuit



## **Pin Configurations**



Chip Information

## \_Package Information

PROCESS: BICMOS

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
8 µMAX	U8+1	21-0036
16 QSOP	E16+4	21-0055

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED		
4	9/06	Corrected a typo in the Internal Clock section.	1, 15, 22		
5	2/09	Discontinued some versions of the family.	1–6, 13, 17–21		
6	11/09	Added Note 13 to Electrical Characteristics table.	4, 5, 6		
7	5/10	Added soldering temperature, updated notes, styles, edits, changed 2N, and modified timing diagram.	2–6, 8, 10, 11, 12, 18–21		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.