

General Description

The MAX1266/MAX1268 low-power, 12-bit analog-todigital converters (ADCs) feature a successive-approximation ADC, automatic power-down, fast wake-up (2µs), an on-chip clock, +2.5V internal reference, and a high-speed 12-bit parallel interface. They operate with a single +5V analog supply.

Power consumption is only 10mW at the maximum sampling rate of 420ksps. Two software-selectable powerdown modes enable the MAX1266/MAX1268 to be shut down between conversions; accessing the parallel interface returns them to normal operation. Powering down between conversions can reduce supply below 10µA at lower sampling rates.

Both devices offer software-configurable analog inputs for unipolar/bipolar and single-ended/pseudo-differential operation. In single-ended mode, the MAX1266 has six input channels and the MAX1268 has two (three input channels and one input channel, respectively, when in pseudo-differential mode).

Excellent dynamic performance and low power, combined with ease of use and small package size, make these converters ideal for battery-powered and dataacquisition applications or for other circuits with demanding power-consumption and space requirements. The MAX1266 is offered in a 28-pin QSOP package, while the MAX1268 is available in a 24-pin QSOP. For pin-compatible +3V, 12-bit versions, see the MAX1265/MAX1267.

Applications

Industrial Control Systems **Data Logging Energy Management** Patient Monitoring Data-Acquisition Systems **Touch Screens**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	INL (LSB)
MAX1266ACEI	0°C to +70°C	28 QSOP	±0.5
MAX1266BCEI	0°C to +70°C	28 QSOP	±1
MAX1266AEEI	-40°C to +85°C	28 QSOP	±0.5
MAX1266BEEI	-40°C to +85°C	28 QSOP	±1
MAX1268ACEG	0°C to +70°C	24 QSOP	±0.5
MAX1268BCEG	0°C to +70°C	24 QSOP	±1
MAX1268AEEG	-40°C to +85°C	24 QSOP	±0.5
MAX1268BEEG	-40°C to +85°C	24 QSOP	±1

Features

- ♦ 12-Bit Resolution, ±0.5 LSB Linearity
- ♦ Single +5V Operation
- ♦ Internal +2.5V Reference
- ♦ Software-Configurable Analog Input Multiplexer
 - 6-Channel Single Ended/
 - 3-Channel Pseudo-Differential (MAX1266)
 - 2-Channel Single Ended/
 - 1-Channel Pseudo-Differential (MAX1268)
- ♦ Software-Configurable Unipolar/Bipolar **Analog Inputs**
- **♦ Low Current**

2.8mA (420ksps)

1.0mA (100ksps)

400µA (10ksps)


2µA (Shutdown)

- ♦ Internal 6MHz Full-Power Bandwidth Track/Hold
- ♦ Parallel 12-Bit Interface
- ♦ Small Footprint

28-Pin QSOP (MAX1266)

24-Pin QSOP (MAX1268)

Pin Configurations



Typical Operating Circuits appear at end of data sheet.

MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND	
CH0-CH5, COM to GND	0.3V to $(V_{DD} + 0.3V)$
REF, REFADJ to GND	0.3V to $(V_{DD} + 0.3V)$
Digital Inputs to GND	0.3V to +6V
Digital Outputs (D0-D11, INT) to GND.	0.3V to $(V_{DD} + 0.3V)$
Continuous Power Dissipation ($T_A = +7$	70°C)
24-Pin QSOP (derate 9.5mW/°C abo	ove +70°C)762mW
28-Pin QSOP (derate 8.0mW/°C abo	ove +70°C)667mW

Operating Temperature Ranges	
MAX1266_C/MAX1268_C	0°C to +70°C
MAX1266_E/MAX1268_E	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +5V \pm 10\%, COM = GND, REFADJ = V_{DD}, V_{REF} = +2.5V, 4.7\mu F$ capacitor at REF pin, $f_{CLK} = 7.6MHz$ (50% duty cycle), $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 1)	ı		ı			1
Resolution	RES		12			Bits
Relative Accuracy (Note 2)	INL	MAX126_A			±0.5	LSB
Relative Accuracy (Note 2)	IINL	MAX126_B	±1			LOD
Differential Nonlinearity	DNL	No missing codes overtemperature			±1	LSB
Offset Error					±4	LSB
Gain Error		(Note 3)			±4	LSB
Gain Temperature Coefficient				±2.0		ppm/°C
Channel-to-Channel Offset Matching				±0.2		LSB
DYNAMIC SPECIFICATIONS (fig	N(sine wave) :	= 50kHz, V _{IN} = 2.5V _{P-P} , 420ksps, external f _{CLK} =	7.6MHz,	bipolar inp	out mode)
Signal-to-Noise Plus Distortion	SINAD		67	70		dB
Total Harmonic Distortion (Including 5th-Order Harmonic)	THD				-80	dB
Spurious-Free Dynamic Range	SFDR		-80			dB
Intermodulation Distortion	IMD	$f_{\text{IN1}} = 49\text{kHz}$, $f_{\text{IN2}} = 52\text{kHz}$		76		dB
Channel-to-Channel Crosstalk		f _{IN} = 175kHz (Note 4)		-78		dB
Full-Linear Bandwidth		SINAD > 68dB		350		kHz
Full-Power Bandwidth		-3dB rolloff		6		MHz
CONVERSION RATE						
		External clock mode	2.1			
Conversion Time (Note 5)	tconv	External acquisition/internal clock mode	2.5	3.0	3.5	μs
		Internal acquisition/internal clock mode	3.2	3.6	4	
T/H Acquisition Time	tacq				400	ns
Aperture Delay		External acquisition or external clock mode		25		ns
Aperture Jitter		External acquisition or external clock mode		<50		ne
Aperture sitter		Internal acquisition/internal clock mode		<200		- ps
External Clock Frequency	fclk		0.1		7.6	MHz
Duty Cycle			30		70	%

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +5V \pm 10\%, COM = GND, REFADJ = V_{DD}, V_{REF} = +2.5V, 4.7\mu F$ capacitor at REF pin, $f_{CLK} = 7.6MHz$ (50% duty cycle), $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONE	MIN	TYP	MAX	UNITS		
ANALOG INPUTS	'			'				
nalog Input Voltage Range		Unipolar, V _{COM} = 0	0		V_{REF}			
Single Ended and Differential (Note 6)	VIN	Bipolar, V _{COM} = V _{REF}	Bipolar, V _{COM} = V _{REF} / 2			+V _{REF} /2	V	
Multiplexer Leakage Current		On-/off-leakage curre	nt, V _{IN} = 0 or V _{DD}		±0.01	±1	μΑ	
Input Capacitance	CIN				12		рF	
INTERNAL REFERENCE	'			'				
REF Output Voltage				2.49	2.5	2.51	V	
REF Short-Circuit Current					15		mA	
REF Temperature Coefficient	TC _{REF}				±20		ppm/°C	
REFADJ Input Range		For small adjustments	1		±100		mV	
REFADJ High Threshold		To power down the in	ternal reference	V _{DD} - 1			V	
Load Regulation		0 to 0.5mA output load	d (Note 7)		0.2		mV/mA	
Capacitive Bypass at REFADJ					0.01	1	μF	
Capacitive Bypass at REF				4.7		10	μF	
EXTERNAL REFERENCE AT F	REF			'				
REF Input Voltage Range	V _{REF}		1.0		V _{DD} + 50mV	V		
DEE Land Owned	,	VREF = 2.5V, fSAMPLE	V _{REF} = 2.5V, f _{SAMPLE} = 420ksps		200	300	^	
REF Input Current	IREF	Shutdown mode	Shutdown mode			2	μΑ	
DIGITAL INPUTS AND OUTPU	TS			'				
Input Voltage High	VIH			4.0			V	
Input Voltage Low	V _{IL}					0.8	V	
Input Hysteresis	V _H YS				200		mV	
Input Leakage Current	I _{IN}	$V_{IN} = 0$ or V_{DD}			±0.1	±1	μΑ	
Input Capacitance	C _{IN}				15		рF	
Output Voltage Low	V _{OL}	ISINK = 1.6mA				0.4	V	
Output Voltage High	VoH	ISOURCE = 1mA		V _{DD} - 0.5			V	
Tri-State Leakage Current	ILEAKAGE	CS = V _{DD}			±0.1	±1	μΑ	
Tri-State Output Capacitance	Cout	$\overline{CS} = V_{DD}$			15		рF	
POWER REQUIREMENTS								
Analog Supply Voltage	V _{DD}			4.5		5.5	V	
		Operating mode,	Internal reference		3.3	3.6		
		fsample = 420ksps	External reference		2.8	3.1	mA	
Positive Supply Current	IDD	Standby mode	Internal reference		1.0	1.2		
		Standby mode	External reference		0.5	0.8		
		Shutdown mode			2	10	μΑ	
Power-Supply Rejection	PSR	$V_{DD} = 5V \pm 10\%$, full-s	scale input		±0.3	±0.9	mV	

TIMING CHARACTERISTICS

 $(V_{DD} = +5V \pm 10\%, COM = GND, REFADJ = V_{DD}, V_{REF} = +2.5V, 4.7\mu F$ capacitor at REF pin, $f_{CLK} = 7.6MHz$ (50% duty cycle), $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLK Period	t _{CP}		132			ns
CLK Pulse Width High	tcH		40			ns
CLK Pulse Width Low	t _{CL}		40			ns
Data Valid to WR Rise Time	t _{DS}		40			ns
WR Rise to Data Valid Hold Time	tDH		0			ns
WR to CLK Fall Setup Time	tcws		60			ns
CLK Fall to WR Hold Time	tcwH		40			ns
CS to CLK or WR Setup Time	tcsws		40			ns
CLK or WR to CS Hold Time	tcswh		0			ns
CS Pulse Width	tcs		100			ns
WR Pulse Width	twR	(Note 8)	60			ns
CS Rise to Output Disable	tTC	C _{LOAD} = 20pF, Figure 1	10		60	ns
RD Rise to Output Disable	t _{TR}	C _{LOAD} = 20pF, Figure 1	10		40	ns
RD Fall to Output Data Valid	tDO	C _{LOAD} = 20pF, Figure 1	10		50	ns
RD Fall to INT High Delay	t _{INT1}	C _{LOAD} = 20pF, Figure 1			50	ns
CS Fall to Output Data Valid	t _{DO2}	C _{LOAD} = 20pF, Figure 1			100	ns

- **Note 1:** Tested at $V_{DD} = +5V$, COM = GND, unipolar single-ended input mode.
- **Note 2:** Relative accuracy is the deviation of the analog value at any code from its theoretical value after offset and gain errors have been removed.
- Note 3: Offset nulled.
- **Note 4:** On channel is grounded; sine wave applied to off channels.
- Note 5: Conversion time is defined as the number of clock cycles times the clock period; clock has a 50% duty cycle.
- Note 6: Input voltage range referenced to negative input. The absolute range for the analog inputs is from GND to VDD.
- Note 7: External load should not change during conversion for specified accuracy.
- Note 8: When bit 5 is set low for internal acquisition, WR must not return low until after the first falling clock edge of the conversion.





Figure 1. Load Circuits for Enable/Disable Times


Typical Operating Characteristics


 $(V_{DD} = +5V, V_{REF} = +2.500V, f_{CLK} = 7.6MHz, C_L = 20pF, T_A = +25$ °C, unless otherwise noted.)





Typical Operating Characteristics (continued)


 $(V_{DD} = +5V, V_{REF} = +2.500V, f_{CLK} = 7.6MHz, C_L = 20pF, T_A = +25$ °C, unless otherwise noted.)

















Pin Description

Р	IN		
MAX1266	MAX1268	NAME	FUNCTION
1	1	D9	Tri-State Digital Output (D9)
2	2	D8	Tri-State Digital Output (D8)
3	3	D7	Tri-State Digital I/O Line (D7)
4	4	D6	Tri-State Digital I/O Line (D6)
5	5	D5	Tri-State Digital I/O Line (D5)
6	6	D4	Tri-State Digital I/O Line (D4)
7	7	D3	Tri-State Digital I/O Line (D3)
8	8	D2	Tri-State Digital I/O Line (D2)
9	9	D1	Tri-State Digital I/O Line (D1)
10	10	D0	Tri-State Digital I/O Line (D0)
11	11	ĪNT	INT goes low when the conversion is complete and output data is ready.
12	12	RD	Active-Low Read Select. If $\overline{\text{CS}}$ is low, a falling edge on $\overline{\text{RD}}$ enables the read operation on the data bus.
13	13	WR	Active-Low Write Select. When $\overline{\text{CS}}$ is low in the internal acquisition mode, a rising edge on $\overline{\text{WR}}$ latches in configuration data and starts an acquisition plus a conversion cycle. When $\overline{\text{CS}}$ is low in external acquisition mode, the first rising edge on $\overline{\text{WR}}$ ends acquisition and starts a conversion.
14	14	CLK	Clock Input. In external clock mode, drive CLK with a TTL-/CMOS-compatible clock. In internal clock mode, connect this pin to either V _{DD} or GND.
15	15	CS	Active-Low Chip Select. When $\overline{\text{CS}}$ is high, digital outputs (D11–D0) are high impedance.
16	_	CH5	Analog Input Channel 5
17	_	CH4	Analog Input Channel 4
18	_	CH3	Analog Input Channel 3
19	_	CH2	Analog Input Channel 2
20	16	CH1	Analog Input Channel 1
21	17	CH0	Analog Input Channel 0
22	18	СОМ	Ground Reference for Analog Inputs. Sets zero-code voltage in single-ended mode and must be stable to ± 0.5 LSB during conversion.
23	19	GND	Analog and Digital Ground
24	20	REFADJ	Bandgap Reference Output/Bandgap Reference Buffer Input. Bypass to GND with a 0.01µF capacitor. When using an external reference, connect REFADJ to VDD to disable the internal bandgap reference.

Pin Description (continued)

P	IN	NAME	FUNCTION			
MAX1266	MAX1268	NAME	FUNCTION			
25	21	REF	Bandgap Reference Buffer Output/External Reference Input. Add a 4.7μF capacitor to GND when using the internal reference.			
26	22	V _{DD}	Analog +5V Power Supply. Bypass with a 0.1µF capacitor to GND.			
27	23	D11	Tri-State Digital Output (D11)			
28	24	D10	Tri-State Digital Output (D10)			




Figure 2. Simplified Functional Diagram

_Detailed Description

Converter Operation

The MAX1266/MAX1268 ADCs use a successive-approximation (SAR) conversion technique and an input

track/hold (T/H) stage to convert an analog input signal to a 12-bit digital output. This output format provides easy interface to standard microprocessors (μ Ps). Figure 2 shows the simplified internal architecture of the MAX1266/MAX1268.

Single-Ended and Pseudo-Differential Operation

The sampling architecture of the ADC's analog comparator is illustrated in the equivalent input circuits of Figure 3. In single-ended mode, IN+ is internally switched to channels CH0-CH5 for the MAX1266 (Figure 3a) and to CH0-CH1 for the MAX1268 (Figure 3b), while IN- is switched to COM (Table 2). In differen-

tial mode, IN+ and IN- are selected from analog input pairs (Table 3) and are internally switched to either of the analog inputs. This configuration is pseudo-differential to the effect that only the signal at IN+ is sampled. The return side (IN-) must remain stable within ±0.5 LSB (±0.1 LSB for best performance) with respect to GND during a conversion. To accomplish this, connect a 0.1µF capacitor from IN- (the selected input) to GND.




Figure 3a. MAX1266 Simplified Input Structure




Figure 3b. MAX1268 Simplified Input Structure

Table 1. Control-Byte Functional Description

BIT	NAME		FUNCTIONAL DESCRIPTION						
		PD1 an	nd PD0 s	elect the various clock and power-down modes.					
		0	0	Full power-down mode. Clock mode is unaffected.					
D7, D6	PD1, PD0	0	1	Standby power-down mode. Clock mode is unaffected.					
		1	Normal operation mode. Internal clock mode selected.						
		1	Normal operation mode. External clock mode selected.						
D5	ACQMOD		ACQMOD = 0: Internal acquisition mode ACQMOD = 1: External acquisition mode						
D4	SGL/DIF	SGL/D In sing	GGL/DIF = 0: Pseudo-differential analog input mode GGL/DIF = 1: Single-ended analog input mode n single-ended mode, input signals are referred to COM. In pseudo-differential mode, the voltage lifference between two channels is measured (Tables 2 and 4).						
D3	UNI/BIP	UNI/BI In unip	JNI/BIP = 0: Bipolar mode JNI/BIP = 1: Unipolar mode n unipolar mode, an analog input signal from 0V to V _{REF} can be converted; in bipolar mode, the signal can range from -V _{REF} /2 to +V _{REF} /2.						
D2, D1, D0	A2, A1, A0		Address bits A2, A1, A0 select which of the 6/2 (MAX1266/MAX1268) channels is to be converted (Tables 2 and 3).						

Table 2. Channel Selection for Single-Ended Operation (SGL/DIF = 1)

A2	A 1	A0	СН0	CH1	CH2*	CH3*	CH4*	CH5*	СОМ
0	0	0	+						-
0	0	1		+					-
0	1	0			+				-
0	1	1				+			-
1	0	0					+		-
1	0	1						+	-

^{*}Channels CH2-CH5 apply to MAX1266 only.

Table 3. Channel Selection for Pseudo-Differential Operation (SGL/ \overline{DIF} = 0)

A2	A1	Α0	CH0	CH1	CH2*	CH3*	CH4*	CH5*
0	0	0	+					
0	0	1		+				
0	1	0			+	-		
0	1	1				+		
1	0	0					+	-
1	0	1					-	+

^{*}Channels CH2-CH5 apply to MAX1266 only.

During the acquisition interval, the channel selected as the positive input (IN+) charges capacitor C_{HOLD} . At the end of the acquisition interval, the T/H switch opens, retaining charge on C_{HOLD} as a sample of the signal at IN+.

The conversion interval begins with the input multiplexer switching C_{HOLD} from the positive input (IN+) to the negative input (IN-). This unbalances node zero at the comparator's positive input. The capacitive digital-to-analog converter (DAC) adjusts during the remainder of the conversion cycle to restore node 0 to 0V within the limits of 12-bit resolution. This action is equivalent to transferring a 12pF [(V_{IN+} - V_{IN-})] charge from C_{HOLD} to the binary-weighted capacitive DAC, which in turn forms a digital representation of the analog input signal.

Analog Input Protection

Internal protection diodes, which clamp the analog input to V_{DD} and GND, allow each input channel to swing within (GND - 300mV) to (V_{DD} + 300mV) without damage. However, for accurate conversions near full scale, both inputs must not exceed (V_{DD} + 50mV) or be less than (GND - 50mV).

If an analog input voltage exceeds the supplies by more than 50mV, limit the forward-bias input current to 4mA.

Track/Hold

The MAX1266/MAX1268 T/H stage enters its tracking mode on the rising edge of \overline{WR} . In external acquisition mode, the part enters its hold mode on the next on rising edge of WR. In internal acquisition mode, the part enters its hold mode on the fourth falling edge of clock after writing the control byte. Note that, in internal clock mode, this is approximately 1 μ s after writing the control byte.

In single-ended operation, IN- is connected to COM and the converter samples the positive (+) input. In pseudo-differential operation, IN- connects to the negative (-) input, and the difference of |(IN+) - (IN-)| is sampled. At the beginning of the next conversion, the positive input connects back to IN+ and CHOLD charges to the input signal.

The time required for the T/H stage to acquire an input signal depends on how quickly its input capacitance is charged. If the input signal's source impedance is high,

the acquisition time lengthens and more time must be allowed between conversions. The acquisition time, tACQ, is the maximum time the device takes to acquire the signal, and is also the minimum time required for the signal to be acquired. Calculate this with the following equation:

$t_{ACQ} = 9(R_S + R_{IN})C_{IN}$

where Rs is the source impedance of the input signal, RIN (800 Ω) is the input resistance, and CIN (12pF) is the ADC's input capacitance. Source impedances below 3k Ω have no significant impact on the MAX1266/MAX1268s' AC performance.

Higher source impedances can be used if a $0.01\mu F$ capacitor is connected to the individual analog inputs. Together with the input impedance, this capacitor forms an RC filter, limiting the ADC's signal bandwidth.

Input Bandwidth

The MAX1266/MAX1268 T/H stage offers a 350kHz full-linear and a 6MHz full-power bandwidth. This makes it possible to digitize high-speed transients and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

Starting a Conversion

Initiate a conversion by writing a control byte, which selects the multiplexer channel and configures the MAX1266/MAX1268 for either unipolar or bipolar operation. A write pulse $(\overline{WR}+\overline{CS})$ can either start an acquisition interval or initiate a combined acquisition plus conversion. The sampling interval occurs at the end of the acquisition interval. The ACQMOD (acquisition mode) bit in the input control byte (Table 1) offers two options for acquiring the signal: an internal and an external acquisition. The conversion period lasts for 13 clock cycles in either the internal or external clock or acquisition mode. Writing a new control byte during a conversion cycle aborts the conversion and starts a new acquisition interval.

Internal Acquisition

Select internal acquisition by writing the control byte with the ACQMOD bit cleared (ACQMOD = 0). This causes the write pulse to initiate an acquisition interval whose duration is internally timed. Conversion starts when this acquisition interval (three external clock cycles or approximately 1µs in internal clock mode)

ends (Figure 4). Note that, when the internal acquisition is combined with the internal clock, the aperture jitter can be as high as 200ps. Internal clock users wishing to achieve the 50ps jitter specification should always use external acquisition mode.

External Acquisition

Use external acquisition mode for precise control of the sampling aperture and/or dependent control of acquisition and conversion times. The user controls acquisition and start-of-conversion with two separate write pulses. The first pulse, written with ACQMOD = 1, starts an acquisition interval of indeterminate length. The second write pulse, written with ACQMOD = 0 (all other bits in control byte unchanged), terminates acquisition and starts conversion on $\overline{\text{WR}}$ rising edge (Figure 5).

The address bits for the input multiplexer must have the same values on the first and second write pulse. Power-down mode bits (PD0, PD1) can assume new values on the second write pulse (see *Power-Down Modes* section). Changing other bits in the control byte corrupts the conversion.

Reading a Conversion

A standard interrupt signal, INT, is provided to allow the MAX1266/MAX1268 to flag the μP when the conversion has ended and a valid result is available. $\overline{\text{INT}}$ goes low when the conversion is complete and the output data is ready (Figures 4 and 5). It returns high on the first read cycle or if a new control byte is written.

Selecting Clock Mode

The MAX1266/MAX1268 operate with either an internal or an external clock. Control bits D6 and D7 select either internal or external clock mode. The part retains the last-requested clock mode if a power-down mode is selected in the current input word. For both internal and external clock mode, internal or external acquisition can be used. At power-up, the MAX1266/MAX1268 enter the default external clock mode.

Internal Clock Mode

Select internal clock mode to release the μP from the burden of running the SAR conversion clock. Bit D7 of the control byte must be set to 1 and bit D6 must be set to zero. The internal clock frequency is then selected, resulting in a conversion time of 3.6 μ s. When using the internal clock mode, tie the CLK pin either high or low to prevent the pin from floating.




Figure 4. Conversion Timing Using Internal Acquisition Mode




Figure 5. Conversion Timing Using External Acquisition Mode

12 ______ **/V**|**/X**|**/V**|

External Clock Mode

To select external clock mode, bits D6 and D7 of the control byte must be set to 1. Figure 6 shows the clock and $\overline{\text{WR}}$ timing relationship for internal (Figure 6a) and external (Figure 6b) acquisition modes with an external clock. For proper operation, a 100kHz to 7.6MHz clock frequency with 30% to 70% duty cycle is recommended. Operating the MAX1266/MAX1268 with clock frequencies lower than 100kHz is not recommended, because the resulting voltage droop across the hold capacitor in the T/H stage degrades performance.

Digital Interface

The input and output data are multiplexed on a tri-state parallel interface (I/O) that <u>can easily</u> be interfaced with standard μ Ps. The signals \overline{CS} , \overline{WR} , and \overline{RD} control the write and read operations. \overline{CS} represents the chipselect signal, which enables a μ P to address the MAX1266/MAX1268 as an I/O port. When high, \overline{CS} disables the CLK, \overline{WR} , and \overline{RD} inputs and forces the interface into a high-impedance (high-Z) state.




Figure 6a. External Clock and WR Timing (Internal Acquisition Mode)




Figure 6b. External Clock and WR Timing (External Acquisition Mode)

Table 4. Control-Byte Format

D7 (MSB)	D6	D5	D4	D3	D2	D1	D0 (LSB)
PD1	PD0	ACQMOD	SGL/DIF	UNI/BÎP	A2	A1	A0

Input Format

The control bit sequence is latched into the device on pins D7–D0 during a write command. Table 4 shows the control-byte format.

Output Data Format

The 12-bit-wide output format for both the MAX1266/MAX1268 is binary in unipolar mode and two's complement in bipolar mode. \overline{CS} , \overline{RD} , \overline{WR} , \overline{INT} , and the 12 bits of output data can interface directly to a 16-bit data bus. When reading the output data, \overline{CS} and \overline{RD} must be low.

Applications Information

Power-On Reset

When power is first applied, internal power-on reset circuitry activates the MAX1266/MAX1268 in external clock mode and sets INT high. After the power supplies stabilize, the internal reset time is 10µs; no conversions should be attempted during this phase. When using the internal reference, 500µs are required for VREF to stabilize.

Internal and External Reference

The MAX1266/MAX1268 can be used with an internal or external reference voltage. An external reference can be connected directly to REF or REFADJ.

An internal buffer is designed to provide +2.5V at REF for both devices. The internally trimmed +1.22V reference is buffered with a +2.05V/V gain.

Internal Reference

The full-scale range with the internal reference is $\pm 2.5V$ with unipolar inputs and $\pm 1.25V$ with bipolar inputs. The internal reference buffer allows for small adjustments (± 100 mV) in the reference voltage (Figure 7).

Note: The reference buffer must be compensated with an external capacitor ($4.7\mu\text{F}$ min) connected between REF and GND to reduce reference noise and switching spikes from the ADC. To further minimize reference noise, connect a $0.01\mu\text{F}$ capacitor between REFADJ and GND.

External Reference

With the MAX1266/MAX1268, an external reference can be placed at either the input (REFADJ) or the output (REF) of the internal-reference buffer amplifier.




Figure 7. Reference Adjustment with External Potentiometer

Using the REFADJ input makes buffering the external reference unnecessary. The REFADJ input impedance is typically $17k\Omega$.

When applying an external reference to REF, disable the internal reference buffer by connecting REFADJ to VDD. The DC input resistance at REF is $25 k\Omega$. Therefore, an external reference at REF must deliver up to $200 \mu A$ DC load current during a conversion and have an output impedance less than 10Ω . If the reference has higher output impedance or is noisy, bypass it close to the REF pin with a $4.7 \mu F$ capacitor.

Power-Down Modes

To save power, place the converter in a low-current shutdown state between conversions. Select standby mode or shutdown mode using bits D6 and D7 of the control byte (Tables 1 and 4). In both software power-down modes, the parallel interface remains active, but the ADC does not convert.

Standby Mode

While in standby mode, the supply current is typically 1mA. The part powers up on the next rising edge of WR and is ready to perform conversions. This quick turn-on time allows the user to realize significantly reduced power consumption for conversion rates below 420ksps.

Table 5. Full Scale and Zero Scale for Unipolar and Bipolar Operation

UNIPOLAR MODE		BIPOLAR MODE	
Full scale	V _{REF} + COM	Positive full scale	V _{REF} /2 + COM
Zero scale	СОМ	Zero scale	COM
_	_	Negative full scale	-V _{REF} /2 + COM




Figure 8. Unipolar Transfer Functions

Shutdown Mode

Shutdown mode turns off all chip functions that draw quiescent current, reducing the typical supply current to $2\mu A$ immediately after the current conversion is completed. A rising edge on \overline{WR} causes the MAX1266/MAX1268 to exit shutdown mode and return to normal operation. To achieve full 12-bit accuracy with a $4.7\mu F$ reference bypass capacitor, 500 μS is required after power-up. Waiting 500 μS in standby mode, instead of in full-power mode, can reduce power consumption by a factor of 3 or more. When using an external reference, only 50 μS is required after power-up. Enter standby mode by performing a dummy conversion with the control byte specifying standby mode.

Note: Bypass capacitors larger than 4.7µF between REF and GND result in longer power-up delays.

Transfer Function

Table 5 shows the full-scale voltage ranges for unipolar and bipolar modes. Figures 8 depicts the nominal




Figure 9. Bipolar Transfer Functions

unipolar input/output (I/O) transfer function, and Figure 9 shows the bipolar I/O transfer function. Code transitions occur halfway between successive-integer LSB values. Output coding is binary, with 1 LSB = (VREF / 4096).

Maximum Sampling Rate/ Achieving 475ksps

When running at the maximum clock frequency of 7.6MHz, the specified throughput of 420ksps is achieved by completing a conversion every 18 clock cycles: 1 write cycle, 3 acquisition cycles, 13 conversion cycles, and 1 read cycle. This assumes that the results of the last conversion are read before the next control byte is written. It is possible to achieve higher throughputs, up to 475ksps, by first writing a control byte to begin the acquisition cycle of the next conversion, then reading the results of the previous conversion from the bus. This technique (Figure 10) allows a conversion to be completed every 16 clock cycles. Note that the switching of the data bus during acquisi-




Figure 10. Timing Diagram for Fastest Conversion

tion or conversion can cause additional supply noise, which can make it difficult to achieve true 12-bit performance.

Layout, Grounding, and Bypassing

For best performance, use printed circuit boards. Wirewrap configurations are not recommended, since the layout should ensure proper separation of analog and digital traces. Do not run analog and digital lines parallel to each other, and do not lay out digital signal paths underneath the ADC package. Use separate analog and digital PC board ground sections with only one star point (Figure 11) connecting the two ground systems (analog and digital). For lowest noise operation, ensure the ground return to the star ground's power supply is low impedance and as short as possible. Route digital signals far away from sensitive analog and reference inputs.

High-frequency noise in the power supply, V_{DD}, could impair operation of the ADC's fast comparator. Bypass V_{DD} to the star ground with a network of two parallel capacitors, 0.1µF and 4.7µF, located as close to the MAX1266/MAX1268s' power-supply pin as possible. Minimize capacitor lead length for best supply-noise rejection and add an attenuation resistor (5 Ω) if the power supply is extremely noisy.




Figure 11. Power-Supply and Grounding Connections

Definitions

Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. INL for the MAX1266/MAX1268 is measured using the endpoint method.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function.

Aperture Jitter

Aperture jitter (t_{AJ}) is the sample-to-sample variation in the time between the samples.

Aperture Delay

Aperture delay (t_{AD}) is the time between the rising edge of the sampling clock and the instant when an actual sample is taken.

Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N-bits):

$$SNR = (6.02 \times N + 1.76)dB$$

In reality, there are other noise sources besides quantization noise, including thermal noise, reference noise, clock jitter, etc. Therefore, SNR is calculated by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all other ADC output signals:

SINAD (dB) = 20 × log (Signal_{RMS} / Noise_{RMS})

Effective Number of Bits

Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the effective number of bits as follows:

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:


THD =
$$20 \times log \left(\sqrt{\left(V_2^2 + V_3^2 + V_4^2 + V_5^2 \right)} / V_1 \right)$$

where V1 is the fundamental amplitude, and V2 through V5 are the amplitudes of the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range


Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest distortion component.

Typical Operating Circuits



Pin Configurations (continued)


Chip Information



TRANSISTOR COUNT: 5781
SUBSTRATE CONNECTED TO GND

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.