

MAXIM

10-Bit, 20Mps ADC

MAX1425

General Description

The MAX1425 10-bit, monolithic analog-to-digital converter (ADC) is capable of a 20Mps sampling rate. This device features an internal track-and-hold (T/H) amplifier for excellent dynamic performance; at the same time, it minimizes the number of external components. Low input capacitance of only 8pF minimizes input drive requirements. A wide input bandwidth (up to 150MHz) makes this device suitable for digital RF/IF downconverter applications employing undersampling techniques.


The MAX1425 employs a differential pipelined architecture with a wideband T/H amplifier to maximize throughput while limiting power consumption to only 172mW. The MAX1425 generates an internal +2.5V reference that supplies three additional reference voltages (+3.25V, +2.25V, and +1.25V). These reference voltages provide a differential input range of +2V to -2V. The analog inputs are biased internally to correct the DC level, eliminating the need for external biasing on AC-coupled applications.

A separate +3V digital logic supply input allows for separation of digital and analog circuitry. The output data is in two's complement format. The MAX1425 is available in the space-saving 28-pin SSOP package. For a pin-compatible version at a lower data rate, refer to the MAX1426 data sheet. For a higher data rate, refer to the MAX1424 data sheet.

Applications

- Medical Ultrasound Imaging
- CCD Pixel Processing
- IR Focal Plane Array
- Radar
- IF and Baseband Digitization
- Set-Top Boxes

Functional Diagram



Features


- ◆ Differential Inputs for High Common-Mode Noise Rejection
- ◆ Signal-to-Noise Ratio
 - 61dB (at $f_{IN} = 2\text{MHz}$)
 - 59.3dB (at $f_{IN} = 10\text{MHz}$)
- ◆ Internal +2.5V Reference
- ◆ 150MHz Input Bandwidth
- ◆ Wide $\pm 2\text{V}$ Input Range
- ◆ Low Power Consumption: 172mW
- ◆ Separate Digital Supply Input for 3V Logic Compatibility
- ◆ Single +5V Supply Operation Possible

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX1425CAI+	0°C to +70°C	28 SSOP
MAX1425EAI+	-40°C to +85°C	28 SSOP

+Denotes a lead(Pb)-free/RoHS-compliant package.
 Devices are also available in a tape-and-reel packaging.
 Specify tape and reel by adding "T" to the number when ordering.

Pin Configuration



10-Bit, 20Msps ADC

ABSOLUTE MAXIMUM RATINGS

AVDD to AGND	-0.3V to +6V
DVDD to DGND	-0.3V to +6V
AVDD to DGND	-0.3V to +6V
DGND to AGND	±0.3V
REFP, REFIN, REFN, CMLN, CMLP, CML, INP, INN	(VAGND - 0.3V) to (VAVDD + 0.3V)
CLK, \overline{OE}/PD , D0–D9	(VDGND - 0.3V) to (VDVDD + 0.3V)

Continuous Power Dissipation (TA = +70°C) 28-Pin SSOP (derated 9.5mW/°C above +70°C)	762mW
Operating Temperature Ranges	
MAX1425CAI	0°C to +70°C
MAX1425EAI	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VAVDD = VCMLP = +5V, VDVDD = +3.3V, VCMLN = VAGND = VDGND = 0V, internal reference, digital output load = 35pF, fCLK = 20MHz (50% duty cycle), TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ACCURACY						
Resolution	RES			10		Bits
Differential Nonlinearity	DNL		-1		1	LSB
Integral Nonlinearity	INL		-1.5	±0.3	1.5	LSB
No Missing Codes		Guaranteed monotonic				
Midscale Offset	MSO	(Note 1)	-3	±1.0	3	%FSR
Gain Error	GE	Internal reference (Note 1)	-10	±5	10	%FSR
		External reference (REFIN) (Note 2)	-5	±2	5	
		External reference (REFP, CML, REFN) (Note 3)	-5	±3	5	%FSR
Power-Supply Rejection Ratio	PSRR	(Note 4)	-5	±2	5	mV/V
DYNAMIC PERFORMANCE (AIN = -1.0dBFS)						
Signal-to-Noise Ratio	SNR	f = 2MHz	60	61		dB
		f = 10MHz	56	59		
Spurious-Free Dynamic Range	SFDR	f = 2MHz	70	72		dB
		f = 10MHz	64	69		
Total Harmonic Distortion (first five harmonics)	THD	f = 2MHz		-70	-67	dB
		f = 10MHz		-69	-64	
Signal-to-Noise and Distortion	SINAD	f = 2MHz	59	61		dB
		f = 10MHz	55	59		
Effective Number of Bits	ENOB	f = 2MHz	9.3	9.7		Bits
		f = 10MHz	8.8	9.5		
Intermodulation Distortion	IMD	f1 = 10.17MHz, f2 = 10.19MHz (-7dB FS, each tone) (Note 5)		-70		dBc

10-Bit, 20MSPS ADC

MAX1425

ELECTRICAL CHARACTERISTICS (continued)

($V_{AVDD} = V_{CMLP} = +5V$, $V_{DVDD} = +3.3V$, $V_{CMLN} = V_{AGND} = V_{DGND} = 0V$, internal reference, digital output load = 35pF, $f_{CLK} = 20MHz$ (50% duty cycle), $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG INPUT (INP, INN, CML)						
Input Resistance	R_{IN}	Either input to ground	3.5			k Ω
Input Capacitance	C_{IN}	Either input to ground		8		pF
Input Common-Mode Voltage Range	V_{CMVR}	CML (Note 6)		2.25 $\pm 10\%$		V
Differential Input Range	DR	$V_{INP} - V_{INN}$		± 2		V
Small-Signal Bandwidth	SSBW	(Note 7)		400		MHz
Large-Signal Bandwidth	LSBW	(Note 7)		150		MHz
REFERENCE ($V_{REFIN} = 0$; REFP, REFN, CML applied externally)						
Input Resistance	R_{IN}	REFIN (Note 8)	6.5			k Ω
Input Capacitance	C_{IN}	REFIN		10		pF
Differential Reference		$V_{REFP} - V_{REFN}$		2.0		V
Input Current	I_{IN}	REFP, CML, REFN	-325		325	μA
Input Capacitance	C_{IN}	REFP, CML, REFN		15		pF
REFP Input Range				3.25 $\pm 10\%$		V
CML Input Range				2.25 $\pm 10\%$		V
REFN Input Range				1.25 $\pm 10\%$		V
REFERENCE OUTPUTS (REFP, CML, REFN; external +2.5V reference)						
Positive Reference Voltage	V_{REFP}			3.25		V
Common-Mode Reference Voltage	V_{CML}			2.25		V
Negative Reference Input Voltage	V_{REFN}			1.25		V
Differential Reference		$V_{REFP} - V_{REFN}$, $T_A = +25^\circ C$	1.9	2.0	2.1	V
Differential Reference Temperature Coefficient				± 50		ppm/ $^\circ C$
REFERENCE OUTPUTS (REFP, CML, REFN; internal +2.5V reference)						
Positive Reference	V_{REFP}	(Note 1)		3.25		V
Common-Mode Reference Voltage	V_{CML}	(Note 1)		2.25		V
Negative Reference	V_{REFN}	(Note 1)		1.25		V
Differential Reference		$V_{REFP} - V_{REFN}$, $T_A = +25^\circ C$	1.8	2	2.2	V
Differential Reference Temperature Coefficient				± 150		ppm/ $^\circ C$

10-Bit, 20Msps ADC

ELECTRICAL CHARACTERISTICS (continued)

($V_{AVDD} = V_{CMLP} = +5V$, $V_{DVDD} = +3.3V$, $V_{CMLN} = V_{AGND} = V_{DGND} = 0V$, internal reference, digital output load = 35pF, $f_{CLK} = 20MHz$ (50% duty cycle), $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Analog Supply Voltage	V_{AVDD}		4.75	5.00	5.25	V
Digital Supply Voltage	V_{DVDD}		2.7	3.3	5.5	V
Analog Supply Current	I_{AVDD}			31	38	mA
Analog Supply Current with Internal Reference in Shutdown		REFIN = AGND		26	35	mA
Analog Shutdown Current		$\overline{OE}/PD = DVDD$		0.6	1	mA
Digital Supply Current	I_{DVDD}	$V_{DVDD} = 3.3V$		5.3	9	mA
		$V_{DVDD} = 5.0V$		8.5	14	
Digital Shutdown Current		$\overline{OE}/PD = DVDD$		90	150	μA
Power Dissipation	PD			172	220	mW
DIGITAL INPUTS (CLK, \overline{OE}/PD)						
Input Logic High	V_{IH}	$V_{DVDD} > 4.75V$	2.4		V	
		$V_{DVDD} < 4.75V$	$0.7 \cdot V_{DVDD}$			
Input Logic Low	V_{IL}	$V_{DVDD} > 4.75V$	0.8		V	
		$V_{DVDD} < 4.75V$	$0.3 \cdot V_{DVDD}$			
Input Current Leakage		$V_{DVDD} = 5.25V$	I_{CLK}	-10	10	μA
			$I_{\overline{OE}/PD}$	-20	20	μA
Input Capacitance			10		pF	
DIGITAL OUTPUTS (D0–D9)						
Output Logic High	V_{OH}	$I_{OH} = -200\mu A$, $V_{DVDD} = 2.7V$	$V_{DVDD} - 0.5$	V_{DVDD}		V
Output Logic Low	V_{OL}	$I_{OL} = 200\mu A$, $V_{DVDD} = 2.7V$	0.5		V	
Three-State Leakage		$V_{DVDD} = 5.25V$, $\overline{OE}/PD = DVDD$	-10	10		μA
Three-State Capacitance		$\overline{OE}/PD = DVDD$	10		pF	
TIMING CHARACTERISTICS						
Conversion Rate	CONV		0.1	20		MHz
Clock Frequency	f_{CLK}		20		MHz	
Clock High	t_{CH}	Figure 4	20	25	30	ns
Clock Low	t_{CL}	Figure 4	20	25	30	ns
Pipeline Delay (Latency)			5.5		cycles	
Aperture Delay	t_{AD}		5		ns	
Aperture Jitter	t_{AJ}		7		ps	
Data Output Delay	t_{OD}		5	20	25	ns
Bus Enable			10		20	ns
Bus Disable			10		20	ns

10-Bit, 20Mps ADC


MAX1425

ELECTRICAL CHARACTERISTICS (continued)

- Note 1:** Internal reference, REFIN bypassed to AGND with a 0.1μF capacitor.
- Note 2:** External +2.5V reference applied to REFIN.
- Note 3:** Internal reference disabled. $V_{REFIN} = 0$, $V_{REFP} = 3.25V$, $V_{CML} = 2.25V$, and $V_{REFN} = 1.25V$.
- Note 4:** Measured as the ratio of the change in midscale offset voltage for a $\pm 5\%$ change in V_{AVDD} using the internal reference.
- Note 5:** IMD is measured with respect to either of the fundamental tones.
- Note 6:** Specifies the common-mode range of the differential input signal supplied to the MAX1425.
- Note 7:** Defined as the input frequency at which the fundamental component of the output spectrum is attenuated by 3dB.
- Note 8:** V_{REFIN} is internally biased to +2.5V through a 5kΩ resistor.

Typical Operating Characteristics










($V_{AVDD} = V_{CMLP} = +5V$, $V_{DVDD} = +3.3V$, $V_{CMLN} = V_{AGND} = 0V$, internal reference, digital output load = 35pF, $f_{CLK} = 20Mps$ (50% duty cycle), for dynamic performance 0dB is full scale, $T_A = +25^\circ C$, unless otherwise noted.)



10-Bit, 20Mps ADC

Typical Operating Characteristics (continued)

($V_{AVDD} = V_{CMLP} = +5V$, $V_{DVDD} = +3.3V$, $V_{CMLN} = V_{AGND} = 0V$, internal reference, digital output load = 35pF, $f_{CLK} = 20Mps$ (50% duty cycle), for dynamic performance 0dB is full scale, $T_A = +25^\circ C$, unless otherwise noted.)












10-Bit, 20Mps ADC

MAX1425

Typical Operating Characteristics (continued)





($V_{AVDD} = V_{CMLP} = +5V$, $V_{DVDD} = +3.3V$, $V_{CMLN} = V_{AGND} = 0V$, internal reference, digital output load = 35pF, $f_{CLK} = 20Mps$ (50% duty cycle), for dynamic performance 0dB is full scale, $T_A = +25^\circ C$, unless otherwise noted.)



10-Bit, 20Msps ADC

Typical Operating Characteristics (continued)

($V_{AVDD} = V_{CMLP} = +5V$, $V_{DVDD} = +3.3V$, $V_{CMLN} = V_{AGND} = 0V$, internal reference, digital output load = 35pF, $f_{CLK} = 20Msps$ (50% duty cycle), for dynamic performance 0dB is full scale, $T_A = +25^\circ C$, unless otherwise noted.)



10-Bit, 20Msps ADC

Pin Description

MAX1425

PIN	NAME	FUNCTION
1, 7	AGND	Analog Ground. Connect all return paths for analog signals to these pins.
2, 8	AVDD	Analog Supply Voltage Input. Bypass with a parallel combination of 2.2 μ F, 0.1 μ F, and 100pF capacitors to AGND. Bypass each supply input to the closest AGND (e.g., capacitors between pins 1 and 2).
3	REFP	Positive Reference Output. Bypass to AGND with a 0.1 μ F capacitor. If the internal reference is disabled, REFP can accept an external voltage.
4	REFIN	External Reference Input. Bypass to AGND with a 0.1 μ F capacitor. REFIN can be biased externally to adjust the reference level and calibrate full-scale errors. To disable the internal reference, connect REFIN to AGND.
5	REFN	Negative Reference Output. Bypass to AGND with a 0.1 μ F capacitor. REFN can accept an external voltage when the internal reference is disabled (REFN = AGND).
6	CML	Common-Mode Level Input. Bypass to AGND with a 0.1 μ F capacitor. CML can accept an external voltage when the internal reference is disabled (REFN = AGND).
9	INP	Positive Analog Signal Input
10	INN	Negative Analog Signal Input
11	CMLP	Common-Mode Level Positive Input. For AC applications, connect to AVDD to internally set the input DC bias level. For DC-coupled applications, connect to AGND.
12	CMLN	Common-Mode Level Negative Input. Connect to AGND to internally set the input DC bias level for both AC- and DC-coupled applications.
13	CLK	Clock Input. Clock frequency range from 0.1MHz to 20MHz.
14	\overline{OE}/PD	Active-Low Output Enable and Power-Down Input. Digital outputs become high impedance and device enters low-power mode when pin is high.
15	D9	Digital Data Output (MSB)
16–19	D8–D5	Digital Data Outputs 8–5
20, 22	DVDD	Digital Supply Voltage Input. Bypass with 2.2 μ F and 0.1 μ F capacitors in parallel. Digital supply can operate with voltages as low as +2.7V.
21, 23	DGND	Digital Ground
24–27	D4–D1	Digital Data Outputs 4–1
28	D0	Digital Data Output (LSB)

10-Bit, 20Msps ADC

Detailed Description

The MAX1425 uses a 10-stage, fully differential, pipelined architecture (Figure 1) that allows for high-speed conversion while minimizing power consumption. Each sample moves through a pipeline stage every half clock cycle. Counting the delay through the output latch, there is a 5.5 clock-cycle latency.

A 2-bit flash ADC converts the input voltage to digital code. A DAC converts the ADC result back into an analog voltage, which is subtracted from the held input signal. The resulting error signal is then multiplied by two, and this product is passed along to the next pipeline stage where the process is repeated. Digital error correction compensates for offsets and mismatches in each pipeline stage and ensures no missing codes.

Internal Track-and-Hold Circuit

Figure 2 shows a simplified functional diagram of the internal track-and-hold (T/H) circuit in both track mode and hold mode. The fully differential circuit samples the input signal onto the four capacitors C1a, C1b, C2a, and C2b. Switches S2a and S2b set the common mode for the amplifier input, and open before S1. When S1 opens, the input is sampled. Switches S3a and S3b then connect capacitors C1a and C1b to the output of the amplifier. Capacitors C2a and C2b are connected either to REFP, REFN, or each other, depending on the results of the flash ADC. The amplifier then multiplies

the residue by two and the next stage in the pipeline performs a similar operation.

System Timing Requirements

Figure 3 shows the relationship between the clock input, analog input, and data output. The MAX1425 samples the falling edge of the input clock. Output data is valid on the rising edge of the input clock. The output data has an internal latency of 5.5 clock cycles, as shown. Figure 4 shows an output timing diagram that specifies the relationship between the input clock parameters and the valid output data.

Analog Input and Internal Reference

The MAX1425 has an internal +2.5V reference used to generate three reference levels: +3.25V, +2.25V, and +1.25V corresponding to VREFP, VCML, and VREFN. These reference voltages enable a $\pm 2V$ input range. Bypass all reference voltages with a 0.1 μ F capacitor.

The MAX1425 allows for three modes of reference operation: an internal reference (default) mode, an externally adjusted reference mode, or a full external reference mode. The internal reference mode occurs when no voltages are applied to REFIN, REFP, CML,




Figure 1. Pipelined A/D Architecture (Block)




Figure 2. Internal Track-and-Hold Circuit

10-Bit, 20MSPS ADC

MAX1425




Figure 3. System Timing Diagram




Figure 4. Output Timing Diagram

and REFN. In this mode, the voltages at these pins are set to their nominal values (see *Electrical Characteristics*). The reference voltage levels can be adjusted externally by applying a voltage at REFIN. This allows other input levels to be used as well. The full external reference mode is entered when REFIN = AGND. External voltages can be applied to REFP, CML, and REFN. In this mode, the internal reference shuts down, resulting in less overall power consumption.

Clock Input (CLK)

CLK is TTL/CMOS-compatible. Since the interstage conversion of the device depends on the rising and falling edges of the external clock, use a clock with low jitter and fast rise and fall times (<2ns). Low clock jitter improves SNR performance. The MAX1425 operates with a 50% duty cycle. If the clock has a duty cycle other than 50%, the clock must meet the specifications for high and low periods as stated in the *Electrical Characteristics*.

Table 1. MAX1425 Output Code

DIFFERENTIAL INPUT	OUTPUT CODE (TWO'S COMPLEMENT)
+Full Scale	0 1 1 1 1 1 1 1 1 1
+Full Scale 1LSB	0 1 1 1 1 1 1 1 1 0
+Full Scale 2LSB	0 1 1 1 1 1 1 1 0 1
+3/4 Full Scale	0 1 1 0 0 0 0 0 0 0
+1/2 Full Scale	0 1 0 0 0 0 0 0 0 0
+1/4 Full Scale	0 0 1 0 0 0 0 0 0 0
+1 LSB	0 0 0 0 0 0 0 0 0 1
Bipolar Zero	0 0 0 0 0 0 0 0 0 0
-1 LSB	1 1 1 1 1 1 1 1 1 1
-1/4 Full Scale	1 1 1 0 0 0 0 0 0 0
-1/2 Full Scale	1 1 0 0 0 0 0 0 0 0
-3/4 Full Scale	1 0 1 0 0 0 0 0 0 0
-Full Scale + 1LSB	1 0 0 0 0 0 0 0 0 1
-Full Scale	1 0 0 0 0 0 0 0 0 0

Output Enable/Power-Down Function (OE/PD) and Output Data

All data outputs, D0 through D9, are TTL/CMOS-logic compatible. There is a 5.5 clock-cycle latency between the start convert signal and the valid output data. The output coding for the MAX1425 is in binary two's complement format, which has the MSB inverted (Table 1). The digital output goes into a high-impedance state and the device into a low-power mode when $\overline{OE/PD}$ goes high. For normal operation, drive $\overline{OE/PD}$ low. The outputs are not designed to drive high capacitances or

10-Bit, 20Msps ADC

heavy loads, as they are specified to deliver only 200µA for TTL compatibility. If an application needs output buffering, use 74LS74s or 74ALS541s as required.

Applications Information

Figure 5 depicts a typical application circuit containing a single-ended to differential converter. The internal reference provides a +2.25V output for level shifting. The input is buffered and then split to a voltage follower and inverter. The op amps are followed by a lowpass filter

to remove some of the wideband noise associated with high-speed op amps. In this application, the amplifier outputs are directly coupled to the inputs. This configuration can also be modified for AC-coupled applications. The MAX1425 includes a DC level-shifting circuit internal to the part, allowing for AC-coupled applications. The level-shifting circuit is shown in Figure 6.

The circuit in Figure 6 can accept a 1Vp-p maximum input voltage. With a maximum clock frequency of 20MHz, use 50Ω termination to minimize reflections. Buffer the digital outputs with a low-cost, high-speed,




Figure 5. Typical Application Circuit Using the Internal Reference

10-Bit, 20MSPS ADC

MAX1425

octal D-latched flip-flop (74ALS374), or use octal buffers such as the 74ALS541.

Typical Application Using an External Reference

Figure 7 depicts an application circuit that shuts down the internal reference, allowing an external reference to be used for selecting a different common-mode voltage. This added flexibility also allows for ratiometric conversions, as well as for calibration.




Figure 6. Analog Input DC Bias Circuit

Using Transformer Coupling

A small transformer (Figure 8) provides isolation and AC-coupling to the ADC's input. Connecting the transformer's center tap to CML provides a +2.25VDC level shift to the input. Transformer coupling reduces the need for high-speed op amps, thereby reducing cost. Although a 1:1 transformer is shown, a step-up transformer may be selected to reduce the drive requirements.

Single-Ended DC-Coupled Input Signal

Figure 9 shows an AC-coupled, single-ended application. The MAX4108 quad op amp provides high speed, high bandwidth, low noise, and low distortion to maintain the integrity of the input signal.




Figure 7. Using an External Reference for REFP, REFN, and CML (internal reference shut down)

10-Bit, 20Msps ADC




Figure 8. Using a Transformer for AC-Coupling




Figure 9. Single-Ended AC-Coupled Input Signal

Bypassing and Board Layout

The MAX1425 requires high-speed board layout design techniques. Locate all bypass capacitors as close to the device as possible, using surface-mount devices for minimum inductance. Bypass all analog voltages (AVDD, REFIN, REFP, REFN, and CML) to AGND. Bypass the digital supply (DVDD) to DGND. Multilayer boards with separated ground and power planes produce the highest level of signal integrity. Route high-speed digital signal traces away from sensitive analog traces. Matching impedance, especially for the input clock generator, may reduce reflections, thus providing less jitter in the system. For optimum results, use low-distortion complementary components such as the MAX4108.

10-Bit, 20Msps ADC

Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
28 SSOP	A28+1	21-0056	90-0095

MAX1425

10-Bit, 20Msps ADC

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/00	Initial release	—
1	7/11	Updated <i>Ordering Information, Absolute Maximum Ratings, Electrical Characteristics and Package Information</i>	1, 2, 4, 15

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 _____ **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**