

## MAX14502

## Hi-Speed USB-to-SD Card Readers with Bypass

### General Description

The MAX14502 USB-to-SD™ card reader provides a means for portable devices that support full-speed USB communication (12Mbps) with one or two SD card slots, upgrading the USB SD card reader function to USB high-speed (480Mbps) operation. The MAX14502 has two modes of operation: Pass Thru and Card Reader. In pass thru, the SD and USB signals pass through the MAX14502 without modification, appearing like the device is not present. The host microprocessor firmware does not need modification, as there is no change from the host microprocessor's perspective. In Card Reader mode, the MAX14502 implements a high-speed USB card reader that operates independently of the host microprocessor. All the capabilities of the full-speed USB port and SD card slot are preserved with the additional feature that allows a faster way for a PC to read or write to the SD card. The MAX14502 supports high-capacity SDHC cards. The 40-pin TQFN version supports one SD card, while the 56-bump wafer-level package (WLP) version supports two SD cards.

The MAX14502 features advanced power-saving modes to reduce power consumption in portable applications. The low-power sleep modes allow the ability to disable internal circuit blocks, providing power-saving operating modes. The default clock input for is specified in the ordering information. The MAX14502 features the option to change the default values using the I<sup>2</sup>C interface.

The MAX14502 is available in a 5mm x 5mm, 40-pin TQFN package. This device operates over a wide supply voltage range and is specified over the -40°C to +85°C extended temperature range.

### Applications

- Cell Phones
- PDAs
- MP3 Players
- Digital Still Cameras
- GPS

SD is a trademark of the SD Card Association.

### Benefits and Features

- USB 2.0 High-Speed and Full-Speed Compliant
- SDHC Card Support
- Internal High-Speed USB SD Card Reader Eases Host  $\mu$ P Overhead
- On-Chip Termination and Pullup Resistors
- Accommodates Clock Input Frequencies: 26MHz, 19.2MHz, 13MHz, and 12MHz
- Internal Clock Squarer for Low-Amplitude TCXO Signals
- No Power-Supply Sequencing Required
- Compatible with +1.8V to +3.3V I/O Host Microprocessor
- Simple Control Mode Requires Only a Single GPIO
- I<sup>2</sup>C Control Provides Multiple Configuration Options
- On-Chip Power-On Reset/Brown-Out Reset

### Ordering Information/Selector Guide

PART	INPUT FREQUENCY (MHz)	SD CARDS	PIN-PACKAGE
MAX14502AETL+	19.2	1	40 TQFN-EP**

**Note:** All devices are specified over the -40°C to +85°C operating temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

\*\*EP = Exposed pad.

**Absolute Maximum Ratings**

(All voltages referenced to GND.)

V <sub>CC</sub> .....	-0.3V to +4V
V <sub>SD</sub> .....	-0.3V to +4V
V <sub>IO</sub> .....	-0.3V to +4V
V <sub>TM</sub> .....	-0.3V to +4V
KVBUS .....	-0.3V to +4V
CLDO.....	-0.3V to +2V
CDAT1_[3:0], HDAT1_[3:0], CCMD1, HCMD1, CCLK1, HCLK1, CCRD_PRST, HCRD_PRST .....	-0.3V to (V <sub>SD</sub> + 0.3V)
BUSY, BERR/INT, MODE, SCL, SDA, I2C_SEL, ADD, $\overline{\text{RST}}$ .....	-0.3V to (V <sub>IO</sub> + 0.3V)
CD+, CD-, HD+, HD-, RREF, FREF .....	-0.3V to (V <sub>TM</sub> + 0.3V)

Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
40-Pin TQFN (derate 35.7mW/°C above +70°C).....	2857mW
Junction-to-Case Thermal Resistance (θ <sub>JC</sub> ) (Note 1)	
40-Pin TQFN .....	1.7°C/W
Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ) (Note 1)	
40-Pin TQFN .....	28°C/W
Operating Temperature Range.....	-40°C to +85°C
Junction Temperature.....	+150°C
Storage Temperature Range.....	-65°C to +160°C
Lead Temperature (soldering, 10s) .....	+300°C

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Electrical Characteristics**

(V<sub>CC</sub> = +2.4V to +3.6V, V<sub>SD</sub> = +2.4V to +3.6V, V<sub>IO</sub> = +1.5V to +3.6V, V<sub>TM</sub> = +2.91V to +3.4V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at V<sub>CC</sub> = +3.3V, V<sub>IO</sub> = +2.5V, V<sub>SD</sub> = +2.5V, V<sub>TM</sub> = +3.3V, T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DC CHARACTERISTICS</b>						
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	Pass thru	2.1		3.6	V
		Card reader active, f <sub>CCLK</sub> ≤ 26MHz	2.1		3.6	
		Card reader active, f <sub>CCLK</sub> > 26MHz	2.4		3.6	
V <sub>SD</sub> Supply Voltage	V <sub>SD</sub>	Pass thru	2.0		3.6	V
		Card reader active, f <sub>CCLK</sub> ≤ 26MHz	2.0		3.6	
		Card reader active, f <sub>CCLK</sub> > 26MHz	2.4		3.6	
Logic Interface Supply Voltage	V <sub>IO</sub>		1.5		3.6	V
USB Supply Voltage	V <sub>TM</sub>		2.91		3.4	V
Digital Core LDO Regulator Output Voltage	V <sub>CLDO</sub>	C <sub>CLDO</sub> = 1.0μF		1.8		V
V <sub>CC</sub> Supply Current	I <sub>CC</sub>	Pass thru		5	15	μA
		Card reader active		35	50	mA
V <sub>SD</sub> Supply Current	I <sub>SD</sub>	Pass thru		17	40	μA
		Card reader active		3		mA
V <sub>IO</sub> Supply Current	I <sub>IO</sub>	Pass thru		2	10	μA
		Card reader active		0.2		mA
V <sub>TM</sub> Supply Current	I <sub>TM</sub>	Pass thru		13	50	μA
		Card reader active		25		mA
V <sub>SD</sub> Comparator Threshold	V <sub>SDCT</sub>		1.0	1.5	1.9	V
V <sub>TM</sub> Comparator Threshold	V <sub>TMCT</sub>		2.0	2.5	2.9	V
MODE, I2C_SEL, ADD, $\overline{\text{RST}}$ Input-Voltage Low	V <sub>IL</sub>				0.4	V

**Electrical Characteristics (continued)**

( $V_{CC} = +2.4V$  to  $+3.6V$ ,  $V_{SD} = +2.4V$  to  $+3.6V$ ,  $V_{IO} = +1.5V$  to  $+3.6V$ ,  $V_{TM} = +2.91V$  to  $+3.4V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $V_{IO} = +2.5V$ ,  $V_{SD} = +2.5V$ ,  $V_{TM} = +3.3V$ ,  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MODE, I2C_SEL, ADD, RST Input-Voltage High	$V_{IH}$		$\frac{2}{3} \times V_{IO}$			V
BUSY, BERR/INT Output-Voltage Low	$V_{OL}$	$I_{LOAD} = 1mA$			0.4	V
BUSY, BERR/INT Output-Voltage High	$V_{OH}$	$I_{LOAD} = -1mA$	$V_{IO} - 0.4$			V
I2C_SEL, ADD, RST Input Leakage Current	$I_{IL}$		-1		+1	$\mu A$
MODE Input Resistance to GND	$R_{MODE}$		150	300	500	k $\Omega$
FREF Full-Swing Input-Voltage High	$V_{IH}$		1.3			V
FREF Full-Swing Input-Voltage Low	$V_{IL}$				0.4	V
FREF Low-Amplitude Input- Voltage Low	$V_{IL}$		200			mV
FREF Input Leakage Current	$I_{ILF}$	Full-Swing mode	-10		+10	$\mu A$
FREF Input Resistance		Low-Amplitude input mode		1		M $\Omega$
KVBUS Comparator Threshold	$V_{TH}$		1.0	1.25	1.5	V
KVBUS Comparator Hysteresis	$V_{HYS}$			20		mV
KVBUS Comparator Input Impedance	$R_{IN}$		10			M $\Omega$
SDA/SCL Input Low Voltage	$V_{IL\_I2C}$				$0.3 \times V_{IO}$	V
SDA/SCL Input High Voltage	$V_{IH\_I2C}$		$0.7 \times V_{IO}$			V
SDA Output Logic-Low	$V_{OL\_I2C}$	$V_{IO} > +2V$ , 3mA sink current	0		0.4	V
		$V_{IO} \leq +2V$ , 3mA sink current	0		$0.2 \times V_{IO}$	
SDA/SCL Input Leakage Current	$I_{IN\_I2C}$		-10		+10	$\mu A$
<b>SD CARD INTERFACE</b>						
On-Resistance	$R_{ON}$	$V_{TEST} = 0$ or $V_{SD}$ . $I_{TEST} = 10mA$ (Note 3)		10		$\Omega$
Off-Leakage Current	$I_{ILSD}$	$V_{TEST} = 0$ or $V_{SD}$ (Note 3)	-1		+1	$\mu A$
Off-Capacitance	$C_{SD\_OFF}$	(Note 4)		5		pF
On-Capacitance	$C_{SD\_ON}$	(Note 5)		10		pF
Pullup Resistance	$R_{PU}$	CCMD1, CDAT1_[3:0]	50	75	100	k $\Omega$
Output High Voltage	$V_{OH}$	$I_{OH} = -100\mu A$	$0.75 \times V_{SD}$			V
Output Low Voltage	$V_{OL}$	$I_{OL} = 100\mu A$			$0.125 \times V_{SD}$	V

**Electrical Characteristics (continued)**

( $V_{CC} = +2.4V$  to  $+3.6V$ ,  $V_{SD} = +2.4V$  to  $+3.6V$ ,  $V_{IO} = +1.5V$  to  $+3.6V$ ,  $V_{TM} = +2.91V$  to  $+3.4V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $V_{IO} = +2.5V$ ,  $V_{SD} = +2.5V$ ,  $V_{TM} = +3.3V$ ,  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	$V_{IH}$	$V_{SD} < 2.4V$	$0.8 \times V_{SD}$			V
		$V_{SD} \geq 2.4V$	$0.625 \times V_{SD}$			
Input Low Voltage	$V_{IL}$	$V_{SD} < 2.4V$			$0.2 \times V_{SD}$	V
		$V_{SD} \geq 2.4V$			$0.25 \times V_{SD}$	
<b>USB INTERFACE</b>						
On-Resistance	$R_{ON}$	$V_{CD\_} = 0$ or $V_{TM}$ , switch closed		5		$\Omega$
On-Resistance Flatness	$R_{ONFLAT}$	$V_{CD\_} = 0$ to $3.3V$ , $V_{TM} = +3.3V$		2		$\Omega$
On-Capacitance	$C_{ON\_USB}$	Switch closed, measured from CD+ and CD-		12		pF
Off-Capacitance	$C_{OFF\_USB}$	Switch open, measured from CD+, CD-, HD+, HD-		6		pF
<b>AC CHARACTERISTICS (Note 6)</b>						
<b>SD CARD CLOCK TIMING (CCLK1), DEFAULT SPEED (Figure 5a)</b>						
Clock Low Time	$t_{WL}$	$C_L = 10pF$	19			ns
Clock High Time	$t_{WH}$	$C_L = 10pF$	19			ns
Clock Rise Time	$t_{TLH}$	$C_L = 10pF$			10	ns
Clock Fall Time	$t_{THL}$	$C_L = 10pF$			10	ns
<b>SD CARD CLOCK TIMING (CCLK1), HI-SPEED (Figure 5b)</b>						
Clock Low Time	$t_{WL}$	$C_L = 40pF$	7			ns
Clock High Time	$t_{WH}$	$C_L = 40pF$	7			ns
Clock Rise Time	$t_{TLH}$	$C_L = 40pF$			3	ns
Clock Fall Time	$t_{THL}$	$C_L = 40pF$			3	ns
<b>SD CARD COMMAND TIMING (CCMD1, CCMD2) (Figure 5b)</b>						
Input Setup Time	$t_{ISU}$		5			ns
Input Hold Time	$t_{IH}$		2			ns
Output Delay Time During Data Transfer Mode	$t_{ODLY}$				14	ns
Output Hold Time	$t_{OH}$		2.5			ns
<b>I<sup>2</sup>C CHARACTERISTICS</b>						
SCL Clock Frequency	$f_{SCL}$				400	kHz
SDA, SCL Capacitance	$C_{IO\_I2C}$			5		pF
SDA Output Fall Time	$t_{OF\_I2C}$				250	ns
Hold Time After Repeated START	$t_{HD\_STA}$		0.6			$\mu s$

**Electrical Characteristics (continued)**

( $V_{CC} = +2.4V$  to  $+3.6V$ ,  $V_{SD} = +2.4V$  to  $+3.6V$ ,  $V_{IO} = +1.5V$  to  $+3.6V$ ,  $V_{TM} = +2.91V$  to  $+3.4V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $V_{IO} = +2.5V$ ,  $V_{SD} = +2.5V$ ,  $V_{TM} = +3.3V$ ,  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Clock Low Period	$t_{LOW\ I2C}$		1.3			$\mu s$
Clock High Period	$t_{HIGH\ I2C}$		0.6			$\mu s$
Setup Time for Repeated START	$t_{SU,STA}$		0.6			$\mu s$
Hold Time for Data	$t_{HD,DAT}$			0	0.9	$\mu s$
Setup Time for Data	$t_{SU,DAT}$		100			ns
SDA/SCL Input Fall Time	$t_F\ I2C$				300	ns
SDA/SCL Rise Time	$t_R\ I2C$				300	ns
Setup Time for STOP	$t_{SU,STO}$		0.6			$\mu s$
Bus Free Time Between STOP and START	$t_{BUF}$		1.3			$\mu s$

**USB High-Speed Source Electrical Characteristics**

( $V_{CC} = +2.4V$  to  $+3.6V$ ,  $V_{SD} = +2.4V$  to  $+3.6V$ ,  $V_{IO} = +1.5V$  to  $+3.6V$ ,  $V_{TM} = +2.91V$  to  $+3.4V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $V_{IO} = +2.5V$ ,  $V_{SD} = +2.5V$ ,  $V_{TM} = +3.3V$ ,  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DC CHARACTERISTICS</b>						
High-Speed Squelch Detection Threshold (Diff Signal Amplitude)	$V_{HSSQ}$	(Note 6)	100		150	mV
High-Speed Differential Input Signaling Levels	$V_{IL}$	Specified by high-speed receive eye diagram				
High-Speed Data Signaling Common-Mode Voltage Range	SCM	(Note 6)	-50		+500	mV
High-Speed Idle Level	$V_{HSOI}$		-10		+10	mV
High-Speed Data Signaling High	$V_{HSOH}$		360		440	mV
High-Speed Data Signaling Low	$V_{HSOL}$		-10		+10	mV
Chirp J Level (Differential Voltage)	$V_{CHIRPJ}$		700		1100	mV
Chirp K Level (Differential Voltage)	$V_{CHIRPK}$		-900		-500	mV
Termination Voltage (High-Speed)	$V_{HSTERM}$		-10		+10	mV
<b>AC CHARACTERISTICS</b>						
Rise Time	$t_{HSR}$	(Note 6)	500			ps
Fall Time	$t_{HSF}$	(Note 6)	500			ps
Driver Waveform Requirements		Specified by high-speed transmit eye diagram	See the <i>Typical Operating Characteristics</i> section			
Driver-Output Resistance	$Z_{HSDRV}$		40.5		49.5	$\Omega$
Source Jitter Total (Including Frequency Tolerance)		Specified by high-speed transmit eye diagram	See the <i>Typical Operating Characteristics</i> section			

## USB Full-Speed Source Electrical Characteristics

( $V_{CC} = +2.4V$  to  $+3.6V$ ,  $V_{SD} = +2.4V$  to  $+3.6V$ ,  $V_{IO} = +1.5V$  to  $+3.6V$ ,  $V_{TM} = +2.91V$  to  $+3.4V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $V_{IO} = +2.5V$ ,  $V_{SD} = +2.5V$ ,  $V_{TM} = +3.3V$ ,  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DC CHARACTERISTICS</b>						
SE Receiver Input High	$V_{IH}$		2.0			V
SE Receiver Input Low	$V_{IL}$				0.8	V
Differential Common-Mode Voltage	$V_{CM}$		0.8		2.0	V
Receiver Differential Input Sensitivity	$V_{DI}$		0.2			V
Transmitter High	$V_{OH}$	$R_L = 15k\Omega$ connected to GND	2.8		3.6	V
Transmitter Low	$V_{OL}$	$R_L = 1.5k\Omega$ connected to 3.3V	0		0.3	V
Transmitter Output Signal Crossover Voltage	$V_{CRS}$	(Note 6)	1.3		2.0	V
Bus Pullup Resistor on Upstream Facing Port (Idle Bus)	$R_{PUI}$		0.900	1.25	1.575	k $\Omega$
Bus Pullup Resistor on Upstream Facing Port (Upstream Port Receiving)	$R_{PUA}$		1.425	2.5	3.090	k $\Omega$
Input Impedance	$Z_{INP}$		300			k $\Omega$
Termination Voltage for Upstream Facing Port Pullup ( $R_{PU}$ )	$V_{TERM}$			$V_{TM}$		V
<b>AC CHARACTERISTICS</b>						
Rise Time	$t_{FR}$		4		20	ns
Fall Time	$t_{FF}$		4		20	ns
Differential Rise and Fall Time Matching	$t_{FRFM}$	(Note 6)	90		111.11	%
Full-Speed Data Rate	$t_{FDRATHS}$		11.994		12.030	Mbps

**Note 2:** All parameters are tested at  $T_A = +25^{\circ}C$ . Specifications over temperature are guaranteed by design.

**Note 3:** On-resistance is measured by applying voltage and current on the SD card interface (CCLK1, CCMD1, CDAT1\_[3:0]).







**Note 4:** Off-capacitance measured with SD switch open (CCLK1, HCLK1, CCMD1, HCMD1, CDAT1\_[3:0], HDAT1\_[3:0]).

**Note 5:** On-capacitance measured on SD card side (CCLK1, CCMD1, CDAT1\_[3:0]).

**Note 6:** Specifications guaranteed by design.






Typical Operating Characteristics

( $V_{CC} = +3.3V$ ,  $V_{IO} = +2.5V$ ,  $V_{SD} = +2.5V$ ,  $V_{TM} = +3.3V$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



Typical Operating Characteristics (continued)

( $V_{CC} = +3.3V$ ,  $V_{IO} = +2.5V$ ,  $V_{SD} = +2.5V$ ,  $V_{TM} = +3.3V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)





## Pin Description

PIN	NAME	FUNCTION
<b>INPUTS/OUTPUTS</b>		
1	I2C_SEL	I <sup>2</sup> C Select Input. I2C_SEL must be connected to V <sub>IO</sub> or GND at power-up. Drive I2C_SEL low to disable I <sup>2</sup> C control and drive I2C_SEL high to enable I <sup>2</sup> C control.
2	SCL	I <sup>2</sup> C Serial-Clock Input. SCL is +3.6V tolerant and the high threshold is set by V <sub>IO</sub> . If the I <sup>2</sup> C interface is not used, connect SCL to GND.
3	SDA	I <sup>2</sup> C Serial-Data I/O. SDA is +3.6V tolerant and the high threshold is set by V <sub>IO</sub> . If the I <sup>2</sup> C interface is not used, connect SDA to GND.
4	ADD	I <sup>2</sup> C Address Selection Input. Connect ADD to V <sub>IO</sub> or GND to select between two I <sup>2</sup> C slave addresses: (GND = 1110 000Xb and V <sub>IO</sub> = 1110 001Xb).
6	$\overline{\text{BERR}}/\text{INT}$	Card Reader Error/Interrupt Output. $\overline{\text{BERR}}/\text{INT}$ becomes $\overline{\text{BERR}}$ for simple control and INT for I <sup>2</sup> C control. $\overline{\text{BERR}}/\text{INT}$ goes low to indicate an error in Card Reader mode during simple control and asserts for enabled interrupts during I <sup>2</sup> C control.
7	$\overline{\text{BUSY}}$	Busy Output. BUSY asserts low to indicate device is in Card Reader mode.
8	MODE	Card Reader/Pass Thru Mode Select Input. MODE is only active during simple control. Drive MODE low to enable Pass Thru mode and drive MODE high to enable Card Reader mode. For I <sup>2</sup> C control, MODE must be connected to GND.
9	$\overline{\text{RST}}$	Reset Input. Drive $\overline{\text{RST}}$ low to reset the internal registers to default values and put all outputs in high impedance. Connect $\overline{\text{RST}}$ to V <sub>IO</sub> for normal operation.
25	FREF	Frequency Input. FREF is the clock input (12MHz/13MHz/19.2MHz/26MHz) for the internal logic and USB PHY. FREF can accept a square-wave or sine-wave clock. An internal clock squaring circuit can be enabled or disabled through I <sup>2</sup> C. In simple control, the internal clock squarer is enabled by default.
27	RREF	Reference Resistor. Connect a Bias Resistor 6.19k $\Omega$ $\pm$ 1% from RREF to GND.
<b>USB INTERFACE</b>		
22	CD+	USB Analog Switch/High-Speed USB Transceiver. CD+ connects to D+ on the USB connector.
21	CD-	USB Analog Switch/High-Speed USB Transceiver. CD- connects to D- on the USB connector.
20	HD+	USB Analog Switch. HD+ connects to D+ on the host side.
19	HD-	USB Analog Switch. HD- connects to D- on the host side.
28	KVBUS	USB Bus Power-Supply Detection Input. Connect a resistor-divider between USB VBUS, KVBUS, and GND.
<b>SD CARD INTERFACE</b>		
13	CDAT1_0	SD Card 1 Data Bus Analog Switch/Card Reader Interface. CDAT1_0 connects to DAT0 on the SD card.
12	CDAT1_1	SD Data Card 1 Bus Analog Switch/Card Reader Interface. CDAT1_1 connects to DAT1 on the SD card.
11	CDAT1_2	SD Data Card 1 Bus Analog Switch/Card Reader Interface. CDAT1_2 connects to DAT2 on the SD card.
10	CDAT1_3	SD Card 1 Data Bus Analog Switch/Card Reader Interface. CDAT1_3 connects to DAT3 on the SD card.
34	CCMD1	SD Card 1 Command Analog Switch/Card Reader Interface. CCMD1 connects to CMD on the SD card.
32	CCLK1	SD Card 1 Clock Analog Switch/Card Reader Interface. CCLK1 connects to CLK on the SD card.

## Pin Description (continued)

PIN	NAME	FUNCTION
33	CCRD_PRST	SD Card 1 Analog Switch for Card Present Detection. CCRD_PRST is the card detection line to the SD socket. When in Pass Thru mode, CCRD_PRST is connected to HCRD_PRST.
17	HDAT1_0	SD Card 1 Data Bus Analog Switch. HDAT1_0 connects to DAT0 on the SD port of the host $\mu$ P.
16	HDAT1_1	SD Card 1 Data Bus Analog Switch. HDAT1_1 connects to DAT1 on the SD port of the host $\mu$ P.
15	HDAT1_2	SD Card 1 Data Bus Analog Switch. HDAT1_2 connects to DAT2 on the SD port of the host $\mu$ P.
14	HDAT1_3	SD Card 1 Data Bus Analog Switch. HDAT1_3 connects to DAT3 on the SD port of the host $\mu$ P.
31	HCMD1	SD Card 1 Command Analog Switch. HCMD1 connects to CMD on the SD port of the host $\mu$ P.
29	HCLK1	SD Card 1 Clock Analog Switch. HCLK1 connects to CLK on the SD port of the host $\mu$ P.
30	HCRD_PRST	SD Card 1 Analog Switch for Card Present Detection. HCRD_PRST is connected to CCRD_PRST in Pass Thru mode.
<b>POWER SUPPLY</b>		
5	V <sub>IO</sub>	I/O Logic-Level Translator Voltage. Bypass V <sub>IO</sub> to GND with a 0.1 $\mu$ F ceramic capacitor. V <sub>IO</sub> powers the logic inputs/outputs and I <sup>2</sup> C block.
23	V <sub>TM</sub>	USB Analog Switch and Transceiver Power Supply. Bypass V <sub>TM</sub> to GND with a 0.1 $\mu$ F ceramic capacitor.
38	CLDO	Bypass Capacitor for Internal +1.8V LDO. Connect a 1 $\mu$ F ceramic capacitor (X7R, X5R, or better) from CLDO to GND. CLDO must not be used to power external circuitry.
39	V <sub>CC</sub>	Digital Supply Voltage. Bypass V <sub>CC</sub> to GND with a 1 $\mu$ F ceramic capacitor (X7R, X5R, or better).
40	V <sub>SD</sub>	SD Card Voltage. Bypass V <sub>SD</sub> to GND with a 1 $\mu$ F ceramic capacitor (X7R, X5R, or better).
18, 24, 26, 37	GND	Ground
<b>NO CONNECTION</b>		
35, 36	N.C.	No Connection. Connect N.C. to GND.
<b>EXPOSED PAD</b>		
—	EP	Exposed Pad. Connect EP to GND. Do not use EP as the sole GND connection.




Figure 1. Typical Application Circuit for Simple Control Mode with One SD Card




Figure 2. Typical Application Circuit for I<sup>2</sup>C Control Mode with One SD Port and Two SD Cards

Timing Diagrams




Figure 3a. SD Card Default Timing Diagram

Timing Diagrams (continued)





Figure 3b. SD Card High-Speed Timing Diagram

## Timing Diagrams (continued)

Figure 4. I<sup>2</sup>C Timing Diagram

## Detailed Description

The MAX14502 can be added to devices that have an SD card slot and a USB full-speed port (12Mbps) to provide a high-speed USB path to an SD card bypassing the host microprocessor ( $\mu$ P), allowing for faster SD card transfers (Figure 1 through Figure 4). Without the MAX14502, a host  $\mu$ P with a full-speed USB port moves data between an SD card and a host PC at 12Mbps when transferring data from an SD card through USB. The host  $\mu$ P has additional overhead because it has to accept data from the SD cards, process the data by putting it in USB format, and then transfer the data through the USB port. The MAX14502 create an alternate path from the SD card to USB, providing USB high-speed capability. By bypassing the host  $\mu$ P using the MAX14502, SD card read and write operations are not limited by host  $\mu$ P overhead and USB full-speed data rates.

The MAX14502 operate in Pass Thru and Card Reader mode. In Pass Thru mode, the MAX14502 is transparent to the host  $\mu$ P. All read and write operations pass from the host  $\mu$ P SD port to the SD card without modification. All of the features of the original device are intact and there is no need to change firmware in the host  $\mu$ P. In Card Reader mode, the SD card is connected to the PC with the internal USB high-speed card reader, bypassing the host  $\mu$ P.

The MAX14502 can be controlled using a simple control method that employs a single output from a  $\mu$ P or ASIC to select Pass Thru or Card Reader mode. The SD card can be used as a high-speed USB card reader in simple control. I<sup>2</sup>C control allows more configuration options and provides status information along with error conditions and additional interrupts. The state of I2C\_SEL must not change after V<sub>IO</sub> is applied.

With I<sup>2</sup>C control, the I<sup>2</sup>C bus is used to read and write to internal registers for configuration, error checking, control, and status reporting. The control and configuration registers have various functions including wakeup, interrupt enable, and SD switch settings. The status registers give the status of errors, SD card detection, power supplies, and interrupts. Putting the MAX14502 to sleep puts the device into Pass Thru mode. Some I<sup>2</sup>C commands are executed upon waking up or entering Card Reader mode. For register settings that involve Card Reader mode, (when in Sleep mode), programming the I<sup>2</sup>C registers changes the values, but the actions do not execute until the internal logic wakes up or Card Reader mode is entered. The register map indicates when register bit changes take effect.

**Table 1. Power-Up Default Mini Register Map for Configuration Registers**

REGISTER NAME	REGISTER ADDRESS (hex)	POWER-UP VALUE (hex)	POWER-UP DEFAULT SETTINGS
Control Register (CONTROL)	0x00	0x18	SD1SW = 1, SD switch 1 is closed MODE[1:0] = 00, Card Reader mode is not active WAKEUP = 0, shutdown
Configuration Register 1 (CONFIG1)	0x01	0x00	SD1ONEBIT = 0, SD1 bus in 4-bit data mode INTPULSE = 0, INT stays asserted until status register is read INTACTHI = 0, INT asserts active-low
Configuration Register 2 (CONFIG2)	0x02	0x00	CLKSOURCE = 00000, default clock input FORCEFS = 0, USB High-Speed
Configuration Register 3 (CONFIG3)	0x03	0x00	SD1MAXCLK = 0000, default clock (base SD clock)
Interrupt Enable Register 1 (IE1)	0x04	0x00	USBFS = 0, disable INT for full-speed status change USBSR = 0, disable INT for suspend/resume status change VTM = 0, disable INT for $V_{TM}$ status change VSD = 0, disable INT for $V_{SD}$ status change KVBUS = 0, disable INT for $V_{BUS}$ status change BSY = 0, disable INT for BUSY status change SDSTAT = 0, disable INT for SD card status change
Interrupt Enable Register 2 (IE2)	0x05	0x00	FWUPD = 0, disable INT for firmware update status change
USB Vendor ID High Byte (USBVIDH)	0x06	0x00	If VID = 0x0000, 0x06BA is used during USB enumeration, VID high byte = 0x06
USB Vendor ID Low Byte (USBVIDL)	0x07	0x00	If VID = 0x0000, 0x06BA is used during USB enumeration, VID low byte = 0xBA
USB Product ID High Byte (USBPIDH)	0x08	0x00	If PID = 0x0000, 0x38A4 is used during USB enumeration, PID high byte = 0x38
USB Product ID Low Byte (USBPIDL)	0x09	0x00	If PID = 0x0000, 0x38A4 is used during USB enumeration. PID low byte = 0xA4






Figure 5. Default Startup (Pass Thru Mode)

**Default Power-Up (Pass Thru Mode)**

In the default Pass Thru mode, the device is transparent and the existing host functions (access to SD cards and USB) are preserved (F\_\_\_\_\_). The host  $\mu$ P reads and writes data to the SD card from the SD port, and can communicate to a PC through its existing full-speed USB port. All of the features of the original chipset are intact. The MAX14502 sleeps when in Pass Thru mode (WAKEUP = 0), when the MODE input is low, or when the MODE bits [2:1] in control register (0x00) are set to Card Reader mode, not active. In Sleep mode, the internal microcontroller is turned off and current consumption

is minimized. The settings for SD port switches for card 1 is controlled by SD port switch bits [4:3] in the control register.

**Card Reader Mode**

In Card Reader mode, the PC communicates with the SD card through USB with an internal high-speed SD card reader, bypassing the host  $\mu$ P. Figure 6 shows card reader mode with SD card 1 connected to the PC with the internal card reader. The 40-pin TQFN can connect to a single SD card in Card Reader mode.




Figure 6. Card Reader Mode. The USB port is connected to SD card 1.

When the card reader is initiated in the control register, the internal USB switch disconnects from the host  $\mu$ P USB port and connects to the internal USB high-speed SD card reader unit. When the MAX14502 disconnect from the host to implement a stand-alone, high-speed card reader, it simulates a disconnect on the host USB and SD ports to maintain data coherence. The SD connections are restored to the host  $\mu$ P by closing the analog switch connecting CCRD\_PRST to HCRD\_PRST. Certain registers execute actions when entering Card Reader mode. These actions are only valid for Card Reader mode. Writing to these registers in Sleep mode, or when awake, updates the registers, but the action is

carried out when Card Reader mode is activated for one of the SD cards (see the [Register Map](#) section).

When Card Reader mode is initially entered, the internal microcontroller enumerates with the PC to establish a high-speed USB mass storage device. No actions by the host  $\mu$ P are required for enumeration other than entering Card Reader mode. Once the USB-SD card connection is established, PC to SD card data transfer begins and various interrupts monitor the status the of Card Reader mode if enabled. The BSY flag is represented externally by the  $\overline{\text{BUSY}}$  output and can be read serially through I<sup>2</sup>C. The  $\overline{\text{BUSY}}$  output is always active. If the host  $\mu$ P requests Sleep mode in the middle of the data transfer,




Figure 7. Card Reader Flow Chart

the MAX14502 do not complete the transfer, exit Card Reader mode, reconnect USB switches, and go to sleep. Because the  $\overline{\text{BUSY}}$  output (BSY bit in I<sup>2</sup>C) indicates Card Reader mode, the host  $\mu\text{P}$  may monitor this output after commanding a mode change to determine when the change takes place (Figure 7). If the host requests the other SD card to enter Card Reader mode, the busy flag deasserts and reasserts to let the host know that the change took place.

**Simple Control (I2C\_SEL = Low)**

The MAX14502 features a very simple control scheme for entering Card Reader mode that requires a single logic (GPIO) from the host  $\mu\text{P}$ . The simple control may only be used with the single SD port versions. When I2C\_SEL is connected low at startup, the MODE input controls whether the device is in Pass Thru or Card Reader mode. Driving MODE low enables Pass Thru mode (Figure 8), and the host  $\mu\text{P}$  has a direct connection to the SD card and USB connector through internal analog switches. Driving MODE high enables Card Reader mode between SD card 1 and the PC through the USB connector (Figure 9).  $\overline{\text{BERR}}/\text{INT}$  functions as the bridge error output BERR that

asserts for card reader errors. Interrupts are not enabled, the clock source is set to the default as defined by the part number, and the  $\overline{\text{BERR}}$  and  $\overline{\text{BUSY}}$  outputs are active. Upon MODE transitioning high, SD card 1 connects to the USB connector in Card Reader mode and  $\overline{\text{BUSY}}$  asserts low. The  $\overline{\text{BUSY}}$  output indicates that the device is in Card Reader mode.  $\overline{\text{BUSY}}$  may be important to the host  $\mu\text{P}$ , as the time to complete enumeration/de-enumeration may take a long time (> 100ms).

**I2C Control (I2C\_SEL = High)**

The MAX14502 feature I<sup>2</sup>C control that allows access to internal registers for complete control over configuration, SD port analog switches, interrupts, clock configuration, advanced power-on states, and error status. I<sup>2</sup>C control uses I<sup>2</sup>C to serially program the MAX14502 to be in Card Reader or Pass Thru mode, and allows either SD card to be connected in Card Reader mode. While a SD card is connected in Card Reader mode, the other SD port analog switches can be independently controlled serially through I<sup>2</sup>C. Using the I<sup>2</sup>C bus to put the device to sleep minimizes the supply current while maintaining control over the SD port switches.




Figure 8. I2C\_SEL Connected Low to Enable Simple Control and MODE = 0 to Enable Pass Thru

**Control Register (0x00)**

The control register controls the settings of SD port analog switches, Card Reader mode, and sleep (Table 2.) The state of the SD port analog switches can be changed when the device is in Sleep mode or in Card Reader mode, and actions are executed immediately. Changing the card reader bits in Sleep mode does not cause the device to enter Card Reader mode. Under this condition, the MAX14502 enters Card Reader mode upon waking up.

**Configuration Registers**

The MAX14502 have three configuration registers (CONFIG1 = 0x01, CONFIG2 = 0x02, CONFIG3 = 0x03). The configuration registers control the SD bus bit data mode, interrupt polarity, interrupt clearance, clock configuration, SD clock, and USB speed for Card Reader mode. The default settings are shown in the Register Map section.

**Interrupts (INT)**

All interrupts are masked in the default reset state. There are two interrupt enable registers (IE1 = 0x04, IE2 = 0x05) and two interrupt request registers (IRQ1 = 0x10, IRQ2 = 0x11). The BERR/INT output functions as the bridge error output BERR in simple control and functions as an interrupt INT in I2C control. The polarity of INT and how INT is asserted can be programmed in CONFIG1. The INT output asserts for enabled interrupts and errors in Card Reader mode. The

**Table 2. Control Register (0x00)**

BIT	DESCRIPTION	VALUE	FUNCTION	DEFAULT
[7:4]	<b>RESERVED</b>	0001	Set these bits to 0001.	0001
3	<b>SD PORT 1 ANALOG SWITCHES</b> SD Port 1 is a set of seven analog switches connecting the SD port to the SD card. This set contains: card-present (CCRD_PRST), clock (CCLK1), command (CCMD1), and four data lines (CDAT1_[3:0]). This setting is ignored when Card Reader mode is enabled for this port.	0	Analog switches are open, disconnecting the SD port from the SD card.	1
		1	Analog switches are closed, connecting the SD port to the SD card.	
[2:1]	<b>CARD READER MODE</b> Changing these bits in Sleep mode does not execute the action until the host $\mu$ P wakes up the MAX14502.	00, 11	Card Reader mode not active.	00
		01	Card Reader mode active: Connects to SD card 1.	
		10	RFU	
0	<b>WAKEUP</b> In Sleep mode, the MAX14502 are in Pass Thru mode. SD port switches are controlled by their respective bits. Entering Sleep mode reduces the supply current by turning off the internal logic. Request to shut down may be delayed due to USB and de-enumeration.	0	Request internal logic to shut down.	0
		1	Wake up internal logic.	

polarity of INT can be active-high or active-low, and INT can be programmed to stay asserted until the status register is read, or stay asserted for 10ms. If INT is programmed to stay asserted, a read to the status register is required to clear INT. INT can be programmed to be active-high or active-low when I2C\_SEL is high (I2C control). INT is high impedance in Sleep mode (WAKEUP = 0), regardless of the INT polarity programmed in the I2C registers. Use a pullup or pulldown resistor for the desired inactive INT polarity state during Sleep mode.

### Interrupt Masking

All interrupts are masked at power-up. While masked interrupts do not assert the INT output, they do register as changes in the interrupt request registers (IRQ1 and IRQ2). The status register (STATUS1 = 0x12) indicates the current state of the interrupt bits. If interrupts are masked, polling IRQ1 and IRQ2 indicate the fields with changes, and STATUS1 gives the current state. Reading the IRQ registers resets the interrupt request bits. If polling is used to read the device status, it is required to read both the status register and the interrupt request registers to check for state changes.

### USB Interrupts

When enabled, the INT output asserts an interrupt for changes in the USB connection and if the operating system suspends the USB connection.  $V_{BUS}$  is detected at the  $KV_{BUS}$  input and changes in  $V_{BUS}$  voltage can assert an interrupt when enabled.

### Power-Supply Interrupts

The MAX14502 feature many advanced power-saving modes.  $V_{CC}$ ,  $V_{SD}$ , and  $V_{TM}$  do not need to be applied for I2C communication. Changes in  $V_{SD}$  and  $V_{TM}$  can assert an interrupt when enabled to indicate different power-saving modes (see the [Power-Supply Modes](#) section).

### Busy Interrupt

When enabled, changes in the BSY bit can assert an interrupt (see the [Busy Indication \(BSY\)](#) section).

### SD Status Interrupt

When enabled, the SDSTAT bit asserts an interrupt for card detection and removal upon entering Card Reader mode for the SD card socket configured as the card reader. The SDSTAT bit is not active during Pass Thru mode and does not change states in the IRQ registers upon card insertion and removal during Pass Thru mode.




Figure 9. I2C\_SEL is connected low to enable simple control and MODE = 1 to enable Card Reader mode for SD card 1.

**Error Checking**

In simple control, the  $\overline{\text{BERR}}/\text{INT}$  output functions as  $\overline{\text{BERR}}$  and indicates if an error occurs during Card Reader mode. If  $\overline{\text{BERR}}$  asserts low to indicate an error, the MAX14502 stay in Card Reader mode. If the error clears, data transfer begins.  $\overline{\text{BERR}}$  asserts if  $\text{KV}_{\text{BUS}}$ ,  $\text{V}_{\text{TM}}$ , or  $\text{V}_{\text{SD}}$  are not present. It is recommended that MODE be pulled low when  $\overline{\text{BERR}}$  indicates an error to return the MAX14502 to Pass Thru mode for the host  $\mu\text{P}$  to clear the error.

In I2C control,  $\overline{\text{BERR}}/\text{INT}$  functions as an interrupt output (INT) and asserts for errors encountered in Card Reader mode when interrupts are not masked. To find the source of the interrupt, read the interrupt request registers and status register.

**Busy Indication (BSY)**

The  $\overline{\text{BUSY}}$  output is used in simple control and I2C control to indicate when Card Reader mode is active. In simple control, transitioning MODE high to low requests the internal microcontroller to enable Pass Thru mode.  $\overline{\text{BUSY}}$  asserts low while in Card Reader mode and deasserts high in Pass Thru mode.

The BSY bit in STATUS1 (0x12) behaves similarly with I2C control. The  $\overline{\text{BUSY}}$  output is represented by the BSY bit. Requests to put the device to sleep or bypass (Pass Thru mode) while in Card Reader mode can be verified by checking the state of the  $\overline{\text{BUSY}}$  signal or BSY bit. The  $\overline{\text{BUSY}}$  output indicates the status of the BUSY flag in STATUS1. The BSY bit is 1 when the  $\overline{\text{BUSY}}$  output asserts low. When enabled, changes in the busy flag cause an interrupt. In I2C control, either the BSY bit or the  $\overline{\text{BUSY}}$  output give the status of the busy state.




Figure 10. Typical Interrupt Servicing Flowchart

**Reset ( $\overline{RST}$ )**

Drive  $\overline{RST}$  low to reset all the registers to the default value and minimize the supply current.

**Sleep**

The MAX14502 can be put to sleep by programming the WAKEUP bit to 0 in the control register with I<sup>2</sup>C control, or by driving the MODE input low in simple control. This turns off the internal microcontroller to minimize current. Reads and writes to the I<sup>2</sup>C are still functional, and registers can be updated with new values. Most register actions do not take effect until the internal microcontroller wakes up or when Card Reader mode is enabled. The SD

port analog switches can change states while the internal microcontroller is in Sleep mode. The [Register Map](#) section shows which registers are enabled in Sleep mode, at power-up, and upon entering Card Reader mode.

**Clock Configuration**

The MAX14502 come preprogrammed to accept a 12MHz, 13MHz, 19.2MHz, or 26MHz default clock input with the clock squarer enabled for low amplitude TCXO signals (see the [Ordering Information/Selector Guide](#)). This clock is used for the USB and SD subsystems and is not required for operation of the I<sup>2</sup>C interface. This allows the clock frequency to be changed in the system. The PLL subsystem consists of two blocks: a clock squarer input

(enabled by default), which accepts low-signal amplitude TCXO signals (down to 200mV), and a PLL with fixed dividers. The PLL sub system can be configured using the I<sup>2</sup>C interface. The complete list of PLL subsystem combinations are listed in [Table 3](#).

**Table 3. Clock Source Bit Values**

CLKSOURCE	SOURCE (MHz)	NOTES
00000b	See <i>Ordering Information/Selector Guide</i>	Default low-amplitude clock
00001b	19.2	Rail-to-rail square wave
00010b	19.2	Low-amplitude sine wave
00101b	13.0	Rail-to-rail square wave
00110b	13.0	Low-amplitude sine wave
01001b	12.0	Rail-to-rail square wave
01010b	12.0	Low-amplitude sine wave
01101b	26.0	Rail-to-rail square wave
01110b	26.0	Low-amplitude sine wave
All other values	Same as 00000b	Default clock source

**I<sup>2</sup>C Serial Interface**

**Serial Addressing**

The device operate as I<sup>2</sup>C slave devices that send and receive data through an I<sup>2</sup>C-compatible 2-wire interface. The interface uses a serial-data line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master initiates all data transfers to and from the MAX14502, and generates the SCL clock that synchronizes the data transfer. The SDA line operates as both an input and an open-drain output requiring a pullup resistor on SDA. The SCL line operates only as an input. A pullup resistor is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output. Each transmission consists of a START (S) condition by a master, followed by the MAX14502’s 7-bit slave address, plus a R/W bit, a register address byte, one or more data bytes, and finally a STOP (P) condition.

**START and STOP Conditions**

Both SCL and SDA remain high when the interface is idle. A master signals the beginning of a transmission with a START condition by transitioning SDA from high to low while SCL is high (Figure 11). When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.




Figure 11. START and STOP Conditions






Figure 12. Bit Transfer




Figure 13. Acknowledge




Figure 14. Slave Address

**Bit Transfer**

One data bit is transferred during each clock pulse (Figure 12). The data on SDA must remain stable while SCL is high.

**Acknowledge**

The acknowledge bit is a clocked 9th bit (Figure 13), which the recipient uses to handshake receipt of each byte of data. Each byte transferred effectively requires nine bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse. The SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX14502, the MAX14502 generates the acknowledge bit because the MAX14502 is the recipient. When the MAX14502 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

**Slave Addresses**

The MAX14502 have a 7-bit long slave address. The bit following the 7-bit slave address is the  $R/\bar{W}$  bit, which is low for a write command and high for a read command. The address bit ADD is externally driven high or low by the ADD input to select between two slave addresses to avoid conflict with other I<sup>2</sup>C addresses (Figure 14). Table 4 shows the binary values for reads and writes.

**Table 4. Slave Addresses**

ADD	FUNCTION	DEVICE ADDRESS							
High	Read	1	1	1	0	0	0	1	1
High	Write	1	1	1	0	0	0	1	0
GND	Read	1	1	1	0	0	0	0	1
GND	Write	1	1	1	0	0	0	0	0




Figure 15. Format for I<sup>2</sup>C Write. In this example the register 0x01 is written.




Figure 16. Format for Writing to Multiple Registers. In this example, registers 0x01 and 0x02 are written in sequence.

**Format for Writing**

A write to the MAX14502 comprises the transmission of the slave address with the R/W bit set to zero, followed by at least 1 byte of information. The first byte of information is the register address or command byte. The register address determines which register of the MAX14502 is to be written by the next byte if received. If a STOP condition is detected after the register address is received, then the MAX14502 take no further action beyond storing the register address (Figure 15).

Any bytes received after the register address are data bytes. The first data byte goes into the register selected by the register address and subsequent data bytes go into subsequent registers (Figure 16). If multiple data bytes are transmitted before a STOP condition, these bytes are stored in subsequent registers because the register address autoincrements.

**Format for Reading**

The MAX14502 is read using the internally stored register address as an address pointer, the same way the stored register address is used as an address pointer for a write. The pointer autoincrements after each data byte is read

using the same rules used for a write. Thus, a read is initiated by first configuring the register address by performing a write (Figure 17). The master can now read consecutive bytes from the MAX14502, with the first data byte being read from the register addressed pointed by the previously written register address (Figure 18). Once the master sends a NACK, the MAX14502 stop sending valid data.

**Applications Information**

**SD Ports**

The MAX14502 supports one SD card or SD interface NAND flash memory.

**SD Ports Configuration**

The 40-pin TQFN version, contains one host port and one SD card (Figure 1 and Figure 2)




Figure 17. Format for Reading




Figure 18. Format for Reading Multiple Registers

**SD Card Clock Frequency**

The SD card clock frequency is the lower of the maximum the card can support as read from the SD card and base SD clock (base SD clock is determined from values shown in Table 5). The MAX14502 internally read the max frequency directly from the SD card. In I<sup>2</sup>C control, the maximum clock frequency is programmable to values lower than the maximum allowed by the SD card, helping with issues such as excessive bus capacitance causing data errors.

**Table 5. Maximum SD Card Clock Frequency**

INPUT FREQUENCY (MHz)	BASE SD CLOCK (MHz)
12	48
13	52
19.2	48
26	52




Figure 19. Host Card Detection Schemes

**SD Port Switches**

The SD port analog switches change states immediately whether the MAX14502 is in Sleep mode (WAKEUP = 0) or awake. If the internal USB high-speed SD card reader is in operation, the SD card switches are opened automatically. Any writes to the SD port switch bits are ignored. The SD port analog switches for the path not being used for the card reader are controllable by the host  $\mu$ P, and any writes to these bits affect state changes immediately.

**Card Detection**

The MAX14502 provides an analog switch to pass the card present signal on SD card slot 1. This allows the host  $\mu$ P to continue using the SD slot card present switch (see Figure 19). The internal analog switch can be bypassed if an alternate algorithm is used to detect card data change.

The MAX14502 does not use the SD card slot switch to detect insertion and removals. Instead, a protocol-based detection mechanism is used that polls for the presence or absence of an SD card. This allows an SD card slot with removable SD cards without a connection between the MAX14502 and the SD socket card present switch. The pullup voltage for the card slot detection may be any voltage equal to or less than  $V_{SD}$ .

**Enumeration**

The MAX14502 enumerates to the USB mass storage class and appear as a USB mass storage device on most operating systems.

**USB High Speed vs. Full Speed**

The MAX14502 supports USB high-speed and full-speed operation. The MAX14502 operate at 480Mbps when plugged into a high-speed USB host, and at 12Mbps when plugged into a full-speed host.

**USB VID/PID**

Using I<sup>2</sup>C, the MAX14502 has dedicated I<sup>2</sup>C registers for vendor identification (VID) and product identification (PID). The programmed 16-bit default values are shown in the Register Map section. The factory default values can be replaced with your company's VID and PID.

## Power-Supply Modes

The MAX14502 have four power-supply inputs (Table 6). Bypass  $V_{CC}$ ,  $V_{IO}$ ,  $V_{SD}$ , and  $V_{TM}$  with high-frequency, surface-mount ceramic capacitors as close as possible to the supply pins.

**Table 6. Power-Supply Inputs**

SUPPLY	FUNCTION	RANGE (V)
$V_{TM}$	USB transceiver and USB switch power	+2.91 to +3.4
$V_{CC}$	Digital core 1.8V LDO	+2.1 to +3.6
$V_{SD}$	SD card level translator and SD switches	+2.0 to +3.6
$V_{IO}$	Host microprocessor level translator	+1.5 to +3.6

### Power-Supply Inputs:

- 1)  $V_{TM}$  USB Transceiver Power. This supply powers the USB analog switches, PLL subsystem, and the USB 2.0 transceiver. This regulator can be internal to a power-management IC, or it can be discrete and is recommended to be powered from USB  $V_{BUS}$ . This supply must be present when the MAX14502 is used in Card Reader mode to pass USB signals in Pass Thru mode.
- 2)  $V_{CC}$  Digital Logic Power. This supply powers the digital logic/internal microcontroller/flash memory. There is an internal +1.8V LDO (CLDO) with shutdown controlled by the state of the MODE input and internal logic.
- 3)  $V_{SD}$  SD Card Power. This supply powers the SD card level translator and SD card switches.  $V_{SD}$  needs to be present to pass SD signals in Pass Thru mode.
- 4)  $V_{IO}$  Host Interface Power. This supply powers the digital I/O and I<sup>2</sup>C interface.

### Power Modes:

- 1) Idle. Only  $V_{IO}$  is required to be present. I<sup>2</sup>C registers can be updated, but no operation is possible.
- 2) Pass Thru Mode.  $V_{IO}$  needs to be present so the voltage level at MODE can be detected. To allow USB pass thru, the  $V_{TM}$  supply needs to be present. To allow SD pass thru,  $V_{SD}$  supply needs to be present. Each supply is independent from the others and no power-supply sequencing is required.
- 3) Card Reader Mode. All supplies are needed. When the card reader is actively transferring data, this mode draws the most current, mainly from  $V_{CC}$  and  $V_{TM}$ .

## Layout Considerations

The MAX14502 supports high-speed USB and requires careful PCB layout. Use controlled-impedance matched traces of equal lengths to the USB connector with no discontinuities and a minimum number of feedthroughs. All SD traces (CLK, CMD, DAT\_) should be of equal lengths and as short as possible.

## Choosing Pullup Resistors

I<sup>2</sup>C requires pullup resistors to provide a logic-high level to data and clock lines. There are tradeoffs between power dissipation and speed, and a compromise must be made in choosing pullup resistor values. Every device connected to the bus introduces some capacitance, even when the device is not in operation. I<sup>2</sup>C specifies 300ns rise time to go from low to high (30% to 70%) for fast mode, which is defined for data rates up to 400kbps. To meet the rise time requirement, choose pullup resistors so the rise time ( $t_R$ ) is less than 300ns where  $t_R \approx 0.85 \times R_{PULLUP} \times C_{BUS}$ . If the transition time becomes too slow, the setup and hold times may not be met and waveforms may not be recognized.

## Register Map

FIELD NAME	READ WRITE	BITS	RESET	DESCRIPTION	VALID WHEN
<b>CONTROL: Control Register (0x00)</b>					
RFU	R/W	4	000	Reserved for future use	—
SD1SW	R/W	3	1	Setting of SD port 1 switches: 0 = open 1 = closed	Powered
MODE	R/W	[2:1]	00	Activates PC USB High-Speed SD card reader: 00 = not active 01 = card reader active for SD port 1 10 = not active 11 = not active	WAKEUP = 1
WAKEUP	R/W	0	0	Wakes the internal $\mu$ C: 0 = requests $\mu$ C to shut down 1 = wakes $\mu$ C	Powered
<b>CONFIG1: Configuration Register 1 (0x01)</b>					
RFU	R/W	7	0		
SD1ONEBIT	R/W	6	0	Force the SD port 1 bus to 1 bit mode: 0 = SD bus 4-bit data mode 1 = SD bus 1-bit data mode	Enter Card Reader mode
INTPULSE	R/W	5	0	INT assertion method: 0 = INT stays asserted until STATUS register is read 1 = INT asserts for 10ms pulse	WAKEUP = 1
INTACTHI	R/W	4	0	INT pin active level: 0 = active-low 1 = active-high	WAKEUP = 1
RFU	R/W	[3:0]	0000	Reserved for future use	—
<b>CONFIG2: Configuration Register 2 (0x02)</b>					
RFU	R/W	7	0	Reserved for future use	—
CLKSOURCE	R/W	[6:2]	00000	Sets the configuration for the clock input: 00000 = default 00001 = 19.2MHz rail-to-rail square wave 00010 = 19.2MHz low-amplitude AC-coupled sine wave 00101 = 13MHz rail-to-rail square wave 00110 = 13MHz low-amplitude AC-coupled sine wave 01001 = 12MHz rail-to-rail square wave 01010 = 12MHz low-amplitude AC-coupled sine wave 01101 = 26MHz rail-to-rail square wave 01110 = 26MHz low-amplitude AC-coupled sine wave All other values = default	Enter Card Reader mode

Register Map (continued)

FIELD NAME	READ WRITE	BITS	RESET	DESCRIPTION	VALID WHEN
FORCEFS	R/W	1	0	Sets the maximum USB speed: 0 = hi-speed 1 = full speed	Enter Card Reader mode
RFU	R/W	0	0	Reserved for future use	—
<b>CONFIG3: Configuration Register 3 (0x03)</b>					
RFU	R/W	[7:4]	0000	Reserved for future use	
SD1MAXCLK	R/W	[3:0]	0000	Limits the max clock for SD card 1. The SD clock will be the minimum of either this register or the SD card max speed register. 0111 = base SD clock/64 0110 = base SD clock/32 0101 = base SD clock/16 0100 = base SD clock/8 0011 = base SD clock/4 0010 = base SD clock/2 0001 = base SD clock 0000 = default (base SD clock)	Enter Card Reader mode
<b>IE1: Interrupt Enable Register 1 (0x04)</b>					
RFU	R/W	7	0	Reserved for future use	—
USBFS	R/W	6	0	Full-speed status change: 0 = disable contribution to INT 1 = enable contribution to INT	Powered
USBSR	R/W	5	0	USB suspend-resume status change: 0 = disable contribution to INT 1 = enable contribution to INT	Powered
VTM	R/W	4	0	V <sub>TM</sub> voltage-detector change: 0 = disable contribution to INT 1 = enable contribution to INT	Powered
VSD	R/W	3	0	V <sub>SD</sub> voltage-detector change: 0 = disable contribution to INT 1 = enable contribution to INT	Powered
KVBUS	R/W	2	0	V <sub>BUS</sub> voltage-detector change: 0 = disable contribution to INT 1 = enable contribution to INT	Powered

## Register Map (continued)

FIELD NAME	READ WRITE	BITS	RESET	DESCRIPTION	VALID WHEN
BUSY	R/W	1	0	BUSY state change: 0 = disable contribution to INT 1 = enable contribution to INT	Powered
SDSTAT	R/W	0	0	SD card status change: 0 = disable contribution to INT 1 = enable contribution to INT <b>Note:</b> Reflects currently selected card in Card Reader mode	Powered
<b>IE2: Interrupt Enable Register 2 (0x05)</b>					
FWUPD	R/W	7	0	Firmware update status change: 0 = disable contribution to INT 1 = enable contribution to INT	Powered
RFU	R/W	[6:0]	0000000	Reserved for future use	—
<b>USBVIDH: USB Vendor ID High Byte (0x06)</b>					
VID 1	R/W	[7:0]	0x00	Bits 15–8 of USB vendor ID reported during card reader enumeration. If this register is written, the written value is used for USB enumeration, otherwise a default VID of 0x06BA (Maxim Integrated Products) is used.	Enter Card Reader mode
<b>USBVIDL: USB Vendor ID Low Byte (0x07)</b>					
VID 2	R/W	[7:0]	0x00	Bits 7–0 of USB vendor ID reported during card reader enumeration. If this register is written, the written value is used for USB enumeration, otherwise a default VID of 0x06BA (Maxim Integrated Products) is used.	Enter Card Reader mode
<b>USBPIDH: USB Product ID High Byte (0x08)</b>					
PID 1	R/W	[7:0]	0x00	Bits 15–8 of USB product ID reported during card reader enumeration. If this register is written, the written value is used for USB enumeration, otherwise a default PID of 0x38A4 is used.	Enter Card Reader mode
<b>USBPIDL: USB Product ID Low Byte (0x09)</b>					
PID 2	R/W	[7:0]	0x00	Bits 7–0 of USB product ID reported during card reader enumeration. If this register is written, the written value is used for USB enumeration, otherwise if zero, a default PID of 0x38A4 is used.	Enter Card Reader mode
<b>Test Register (0x0A)</b>					
Test Register	R/W	—	0x00	Do not write to this register	—
<b>Test Register (0x0B)</b>					
Test Register	R/W	—	0x00	Do not write to this register	—
<b>Test Register (0x0C)</b>					
Test Register	R/W	—	0x00	Do not write to this register	—
<b>Test Register (0x0D)</b>					
Test Register	R/W	—	0x00	Do not write to this register	—




## Register Map (continued)

FIELD NAME	READ WRITE	BITS	RESET	DESCRIPTION	VALID WHEN
<b>Test Register (0x0E)</b>					
Test Register	R/W	—	0x00	Do not write to this register	—
<b>FWP: Firmware Portal (0x0F)</b>					
Firmware Portal	R/W	[7:0]	0x00	Contact factory. Do not write to this register.	—
<b>IRQ1: Interrupt Request Register 1 (0x10)</b>					
RFU	R	7		Reserved for future use	—
USBFS	R	6		0 = no change in USB full-speed mode status 1 = change in USB full-speed mode status	Enter Card Reader mode
USBSR	R	5		0 = no change in USB suspend/resume status 1 = change in USB suspend/resume status	Enter Card Reader mode
VTM	R	4		0 = no change in $V_{TM}$ detector status 1 = change in $V_{TM}$ detector status	WAKEUP = 1
VSD	R	3		0 = no change in $V_{SD}$ detector status 1 = change in $V_{SD}$ detector status	WAKEUP = 1
VBUS	R	2		0 = no change in VBUS detector status 1 = change in VBUS detector status	WAKEUP = 1
BSY	R	1		0 = no change in BUSY status 1 = change in BUSY status	WAKEUP = 1
SDSTAT	R	0		0 = no change in SD card present status 1 = change in SD card present status	Enter Card Reader mode
<b>IRQ2: Interrupt Request Register 2 (0x11)</b>					
Firmware Update	R	7		Contact factory	Code download
RFU	R	[6:0]		Reserved for future use	—
<b>STATUS1: Status Register 1 (0x12)</b>					
RFU	R	7		Reserved for future use	—
USBFS	R	6		0 = no connection or Hi-Speed connection 1 = full-speed connection	Enter Card Reader mode
USBSR	R	5		0 = USB resume 1 = USB suspend	Enter Card Reader mode
VTM	R	4		0 = no voltage 1 = $V_{TM}$ supply present	WAKEUP = 1
VSD	R	3		0 = no voltage 1 = $V_{SD}$ supply present	WAKEUP = 1
VBUS	R	2		0 = no voltage 1 = $V_{BUS}$ supply present	WAKEUP = 1
BSY	R	1		0 = not busy 1 = busy	WAKEUP = 1


Register Map (continued)

FIELD NAME	READ WRITE	BITS	RESET	DESCRIPTION	VALID WHEN
SDSTAT	R	0		The insert/removal status is only valid for the card currently set to Card Reader mode (Reg 0x00 bits 1-2) 0 = no card 1 = card present	Enter Card Reader mode
<b>STATUS2: Status Register 2 (0x13)</b>					
RFU	R	[7:0]		Reserved for future use	—
<b>FWUGRRH: Firmware Upgrade Response Data High Byte (0x14)</b>					
High Byte of Response Data	R	[7:0]		Contact factory	Code download
<b>FWUPGRL: Firmware Upgrade Response Data Low Byte (0x15)</b>					
Low Byte of Response Data	R	[7:0]		Contact factory	Code download
<b>RFU Register (0x16)</b>					
RFU	R	[7:0]		Reserved for future use	—
<b>RFU Register (0x17)</b>					
RFU	R	[7:0]		Reserved for future use	—
<b>RFU Register (0x18)</b>					
RFU	R	[7:0]		Reserved for future use	—
<b>RFU Register (0x19)</b>					
RFU	R	[7:0]		Reserved for future use	—
<b>RFU Register (0x1A)</b>					
RFU	R	[7:0]		Reserved for future use	—
<b>Firmware Incremental Revision (0x1B)</b>					
Firmware Incremental Revision	R	[7:0]		Firmware incremental revision	WAKEUP = 1
<b>Firmware Minor Revision (0x1C)</b>					
Firmware Minor Revision	R	[7:0]		Firmware minor revision	WAKEUP = 1
<b>Firmware Major Revision (0x1D)</b>					
Firmware Major Revision	R	[7:0]		Firmware major revision	WAKEUP = 1
<b>Chip Revision (0x1E)</b>					
Chip Revision	R	[7:0]		Chip revision	WAKEUP = 1
<b>Package Type (0x1F)</b>					
Package Type	R	[7:0]		0x00 = 40-lead TQFN 0xFF = unknown	WAKEUP = 1

Functional Diagram



Pin Configurations



Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
40 TQFN-EP	T4055-1	<a href="#">21-0140</a>

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/08	Initial release	—
1	4/09	Fixed data sheet to reflect new rev material including <i>EC table</i> , <i>Pin Description</i> , <i>Applications Information</i> , <i>Functional Diagram</i> , and <i>Pin Configurations</i>	1–41
2	4/16	Future products (MAX14500, MAX14501, MAX14503) removed from data sheet	1-41
3	6/16	Removed WLP package from data sheet.	1–39

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at [www.maximintegrated.com](http://www.maximintegrated.com).

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*