

Single/Dual, 16ns, High Sink/Source Current Gate Drivers

General Description

The MAX15024/MAX15025 single/dual, high-speed MOSFET gate drivers are capable of operating at frequencies up to 1MHz with large capacitive loads. The MAX15024 includes internal source-and-sink output transistors with independent outputs allowing for control of the external MOSFET's rise and fall time. The MAX15024 is a single gate driver capable of sinking an 8A peak current and sourcing a 4A peak current. The MAX15025 is a dual gate driver capable of sinking a 4A peak current and sourcing a 2A peak current. An integrated adjustable LDO voltage regulator provides gatedrive amplitude control and optimization.


The MAX15024A and MAX15025A/C accept transistor-to-transistor (TTL) input logic levels while the MAX15024B and MAX15025B/D accept CMOS-input logic levels. High sourcing/sinking peak currents, a low propagation delay, and thermally enhanced packages make the MAX15024/MAX15025 ideal for high-frequency and high-power circuits. The MAX15024/MAX15025 operate from a 4.5V to 28V supply. A separate output driver supply input enhances flexibility and permits a soft-start of the power MOSFETs used in synchronous rectifiers

The MAX15024/MAX15025 are available in 10-pin TDFN packages and are specified over the -40°C to +125°C automotive temperature range.

Applications

Synchronous Rectifier Drivers Power-Supply Modules Switching Power Supply

Pin Configurations



Features

- ♦ 8A Peak Sink Current/4A Peak Source Current (MAX15024)
- ◆ 4A Peak Sink Current/2A Peak Source Current (MAX15025)
- ♦ Low 16ns Propagation Delay
- ♦ 4.5 V to 28V Supply Voltage Range
- ♦ On-Board Adjustable LDO for Gate-Drive Amplitude Control and Optimization
- **♦** Separate Output Driver Supply
- ♦ Independent Source and Sink Outputs (MAX15024)
- Matched Delays Between Inverting and Noninverting Inputs (MAX15024)
- ♦ Matched Delays Between Channels (MAX15025)
- ♦ CMOS or TTL Logic-Level Inputs with Hysteresis for Noise Immunity
- ♦ -40°C to +125°C Operating Temperature Range
- **♦ Thermal-Shutdown Protection**
- **♦ 1.95W Thermally Enhanced TDFN Power Packages**
- **♦ AEC-Q100 Qualified**

Ordering Information

PIN-PACKAGE	TOP MARK
10 TDFN-EP*	ATX
10 TDFN-EP*	AWT
10 TDFN-EP*	ATY
10 TDFN-EP*	ATZ
10 TDFN-EP*	AYE
10 TDFN-EP*	AUA
10 TDFN-EP*	AUB
10 TDFN-EP*	AUC
	10 TDFN-EP*

Note: All devices are specified over the -40°C to +125°C operating temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

/V = denotes an automotive qualified part.

*EP = Exposed pad. T = Tape and reel.

See the Selector Guide at the end of the data sheet.

Block Diagrams appear at end of data sheet.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

Single/Dual, 16ns, High Sink/Source Current Gate Drivers

ABSOLUTE MAXIMUM RATINGS

ADOULU I E MAXIMUM HATHIAG
V _{CC} to GND0.3V to +30V
REG to GND0.3V to the lower of $+22V$ or $(V_{CC} + 0.3V)$
DRV to PGND0.3V to +22V
IN0.3V to +22V
FB/SET to GND0.3V to +6V
P_OUT to DRV22V to +0.3V
N_OUT to PGND0.3V to +22V
OUT1, OUT2 to PGND0.3V to (V _{DRV} + 0.3V)
PGND to GND0.3V to +0.3V
P_OUT, N_OUT Continuous Source/Sink Current* 200mA
OUT1, OUT2 Continuous Source/Sink Current*200mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$))
10-Pin TDFN, Single-Layer Board	
(derate 18.5mW/°C above +70°C)	1481.5mW
10-Pin TDFN, Multilayer Board	
(derate 24.4mW/°C above +70°C)	1951.2mW
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

^{*}Continuous output current is limited by the power dissipation of the package.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

10 TDFN

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to http://www.maxim-ic.com/thermal-tutorial.

MAX15024 ELECTRICAL CHARACTERISTICS

 $(V_{CC} = V_{DRV} = V_{REG} = 10V, FB/SET = GND, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$). (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
SYSTEM SPECIFICATIONS	•						
		V _{CC} powered only, V _{REG} =	MAX15024B	6.5		28.0	
Input Voltage Range	V _{CC}	V _{DRV} decoupled with minimum 1µF to GND	MAX15024A	4.5		28.0	V
		VCC = VREG = VDRV (MAX15	5024B)	6.5		18.0	
		V _{CC} = V _{REG} = V _{DRV} (MAX15	5024A)	4.5		18.0	
V _{DRV} Turn-On Voltage	V _{DRV} ON	$V_{CC} = V_{REG} = 10V, IN+ = V_{REG}$	CC, IN- = GND		1.7	2.3	V
Quiescent Supply Current		IN_ = V _{CC} or GND			700	1350	μΑ
Quiescent Supply Current Under UVLO Condition		IN_ = V _{CC} or GND			250		μΑ
Switching Supply Current		Switching at 250kHz, C _L = 0)F		1.5	3.0	mA
V _{CC} Undervoltage Lockout	UVLO_ VCC	V _{CC} rising		3.0	3.4	3.8	V
V _{CC} Undervoltage-Lockout Hysteresis					300		mV
V _{CC} Undervoltage Lockout to		V _{CC} rising			100		
Output Delay		V _{CC} falling			2		μs
REG REGULATOR (V _{CC} = 12V	, REG = V _{DRV} , 0	$C_L = 1\mu F$, FB/SET = GND)					
Output Voltage	VREG	12V < V _{CC} < 28V, 0 < I _{LOAD}) < 10mA	9	10	11	V
Dropout Voltago	\/p_p_0	V _{CC} = 6.5V, I _{LOAD} = 100mA	1		0.4	0.9	V
Dropout Voltage	V _R _DO	VCC = 4.5V, ILOAD = 50mA			0.2	0.5]
Load Regulation		V _{CC} = 12V, I _{LOAD} = 0 to 100mA			1		%
Line Regulation		12V < V _{CC} < 28V			10		mV

Single/Dual, 16ns, High Sink/Source Current Gate Drivers

MAX15024 ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = V_{DRV} = V_{REG} = 10V, FB/SET = GND, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$). (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DRIVER OUTPUT (SINK)	<u> </u>						
		V _{CC} = V _{REG} = V _{DRV} = 10V,	$T_A = +25^{\circ}C$		0.45	0.60	
		sinking 100mA	$T_A = +125^{\circ}C$		0.625	0.850	
Driver Output Resistance	R _{ON-N}	$V_{CC} = V_{REG} = V_{DRV} = 4.5V,$	$T_A = +25^{\circ}C$		0.50	0.65	Ω
		sinking 100mA (MAX15024A)	T _A = +125°C		0.7	0.9	
Peak Output Current	I _{PK-N}	V _{N_OUT} = 10V			8		А
Maximum Load Capacitance		SOA condition: $C_L \times V_{DRV}^2 \le$ for $V_{DRV} = 10V$	20μJ,		200		nF
Latchup Robustness					500		mA
DRIVER OUTPUT (SOURCE)	•						
		V _{CC} = V _{REG} = V _{DRV} = 10V,	$T_A = +25^{\circ}C$		0.875	1.500	
		sourcing 100mA	$T_A = +125^{\circ}C$		1.2	2.0	
Driver Output Resistance	R _{ON-P}	$V_{CC} = V_{REG} = V_{DRV} = 4.5V,$	T _A = +25°C		0.95	1.65	Ω
		sourcing 100mA	T _A = +125°C		1.25	2.20	1_
Peak Output Current	I _{PK-P}	V _{P_OUT} = 0V			4		А
Latchup Robustness					500		mA
LOGIC INPUTS							
Logic 1 Input Voltage	VIH	MAX15024A MAX15024B		2.0			V
Logic i input voltage	VIH			4.25			v
Logic 0 Input Voltage	VIL	MAX15024A				0.8	V
	VIL.	MAX15024B				2	·
Logic Input Hysteresis		MAX15024A			0.4		V
		MAX15024B			1		
Logic Input Current Leakage		V _{IN} = 18V or V _{GND}		-75	0.01	+75	μΑ
Input Capacitance					10		рF
SWITCHING CHARACTERISTIC (see Figure 1)	S FOR V _{CC} =	$V_{DRV} = V_{REG} = 10V, P_OUT$	AND N_OUT AR	E CONNE	ECTED TO	OGETHER	₹
(111)		C _{LOAD} = 1nF			3		
Rise Time	t _R	C _{LOAD} = 5nF			12		ns
		C _{LOAD} = 10nF			24		
		C _{LOAD} = 1nF			3		
Fall Time	t_F $C_{LOAD} = 5nF$			8			ns
		C _{LOAD} = 10nF			16		
Turn-On Delay Time	t _{D-ON}	C _{LOAD} = 1nF (Note 3)		8	16	32	ns
Turn-Off Delay Time	t _{D-OFF}	C _{LOAD} = 1nF (Note 3)		8	16	32	ns
Mismatch Propagation Delays from Inverting and Noninverting Inputs to Output		C _{LOAD} = 1nF (Note 3)		-9	1	+9	ns

Single/Dual, 16ns, High Sink/Source Current Gate Drivers

MAX15024 ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = V_{DRV} = V_{REG} = 10V, FB/SET = GND, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$). (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
SWITCHING CHARACTERISTICS FOR V _{CC} = V _{DRV} = V _{REG} = 4.5V (see Figure 1) (MAX15024A)								
		C _{LOAD} = 1nF		3				
Rise Time	t _R	C _{LOAD} = 5nF		11		ns		
		C _{LOAD} = 10nF		22				
		C _{LOAD} = 1nF		2.5				
Fall Time	tF	C _{LOAD} = 5nF		8		ns		
		C _{LOAD} = 10nF		16				
Turn-On Delay Time	t _{D-ON}	C _{LOAD} = 1nF		18		ns		
Turn-Off Delay Time	tD-OFF	C _{LOAD} = 1nF		18		ns		
Mismatch Propagation Delays from Inverting and Noninverting Inputs to Output		C _{LOAD} = 1nF		2		ns		
Minimum Input Pulse Width that Changes the Output	tpw			15		ns		
THERMAL CHARACTERISTICS								
Thermal-Shutdown Temperature		Temperature rising		+160		°C		
Thermal-Shutdown Temperature Hysteresis				15		°C		

MAX15025 ELECTRICAL CHARACTERISTICS

 $(V_{CC} = V_{DRV} = V_{REG} = 10V, FB/SET = GND, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$). (Note 2)

DADAMETED	OVMBOL	CONDITION	NO.	BAINI	TVD	BAAV	LINUTO
PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS
SYSTEM SPECIFICATIONS							
		V _{CC} powered only, V _{REG} = V _{DRV} decoupled	MAX15025B/D		6.5	28	
Input Voltage Range	Vcc	with minimum 1µF to GND	MAX15025A/C		4.5	28	V
		VCC = VREG = VDRV (MAX15025B/D)	15025B/D)	6.5		18.0	
		V _{CC} = V _{REG} = V _{DRV} (MAX	15025A/C)	4.5		18.0	
V _{DRV} Turn-On Voltage	V _{DRV} _ON	V _{CC} = V _{REG} = 10V, IN1 = V _{CC} , IN2 = V _{CC} (MAX15025A/B) or GND for (MAX15025C/D)			1.7	2.3	V
Quiescent Supply Current		IN_ = V _{CC} or GND			700	1350	μΑ
Quiescent Supply Current Under UVLO Condition		IN_ = V _{CC} or GND			250		μΑ
Switching Supply Current		Switching at 250kHz, C _L = 0F			1.5	3.0	mA
V _{CC} Undervoltage Lockout	UVLO_ VCC	V _{CC} rising		3.0	3.4	3.8	V

Single/Dual, 16ns, High Sink/Source Current Gate Drivers

MAX15025 ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = V_{DRV} = V_{REG} = 10V, FB/SET = GND, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$). (Note 2)

PARAMETER	SYMBOL	CONDITIONS	3	MIN	TYP	MAX	UNITS
V _{CC} Undervoltage-Lockout Hysteresis					300		mV
VCC Undervoltage Lockout to		V _{CC} rising			100		110
Output Delay		V _{CC} falling			2		μs
REG REGULATOR (V _{CC} = 12V,	V _{REG} = V _{DRV}	, $C_L = 1\mu F$, $FB/SET = GND$)					
Output Voltage	VREG	12V < V _{CC} < 28V, 0 < I _{LOAD}	< 10mA	9	10	11	V
Dropout Voltage	Vp. 50	$V_{CC} = 6.5V$, $I_{LOAD} = 100mA$			0.4	0.9	V
Dropout Voltage	V _R _DO	$V_{CC} = 4.5V$, $I_{LOAD} = 50mA$			0.2	0.5	V
Load Regulation		$V_{CC} = 12V$, $I_{LOAD} = 0$ to 100	mA		1		%
Line Regulation		12V < V _{CC} < 28V			10		mV
FB/SET Reference Voltage		External resistive divider con FB/SET	nected at	1.10	1.23	1.35	V
FB/SET Threshold		V _{FB} rising			220		mV
FB/SET Input Leakage Current		V _{FB} = 4.5V		-125		+125	nA
DRIVER OUTPUT SINK							
		V _{CC} = V _{REG} = V _{DRV} = 10V,	$T_A = +25^{\circ}C$		1.0	1.6	
		sinking 100mA	$T_A = +125^{\circ}C$		1.25	2.10	
Driver Output Resistance	R _{ON-N}	$V_{CC} = V_{REG} = V_{DRV} = 4.5V,$	$T_A = +25^{\circ}C$		1.10	1.65	Ω
		sinking 100mA (MAX15025A/C)	T _A = +125°C		1.5	2.2	
Peak Output Current	I _{PK-N}	V _{OUT} _ = 10V			4		А
Maximum Load Capacitance		SOA condition: $C_L \times V_{DRV}^2 \le$ for $V_{DRV} = 10V$	20μJ,		100		nF
Latchup Robustness					500		mA
DRIVER OUTPUT SOURCE	•	'					
		VCC = VREG = VDRV = 10V,	T _A = +25°C		1.75	2.50	
		sourcing 100mA	$T_A = +125^{\circ}C$		2.25	3.50	
Driver Output Resistance	R _{ON-P}	VCC = V _{REG} = V _{DRV} = 4.5V, sourcing 100mA	T _A = +25°C		1.85	2.60	Ω
		(MAX15025A/C)	$T_A = +125^{\circ}C$		2.50	3.75	
Peak Output Current	I _{PK-P}	$V_{OUT} = 0V$			2		А
Latchup Robustness					500		mA
LOGIC INPUTS							
Lania di Irania Waltania		MAX15025A/C		2.0			
Logic 1 Input Voltage	VIH	MAX15025B/D		4.25			V
Lacia O lacut Valtaga	\/	MAX15025A/C				0.8	\/
Logic 0 Input Voltage	V _{IL}	MAX15025B/D				2	V
Logic leget Hugt		MAX15025A/C			0.4		17
Logic Input Hysteresis		MAX15025B/D			1		V
Logic Input Current Leakage		V _{IN} = 18V or V _{GND}		-75	+0.01	+75	μΑ
Input Capacitance					10		рF

Single/Dual, 16ns, High Sink/Source Current Gate Drivers

MAX15025 ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = V_{DRV} = V_{REG} = 10V, FB/SET = GND, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$). (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHING CHARACTERISTIC	S FOR V _{CC} =	V _{DRV} = V _{REG} = 10V (see Figure 1)				
		C _{LOAD} = 1nF		6		
Rise Time	t_{R}	C _{LOAD} = 5nF		24		ns
		C _{LOAD} = 10nF		48		
		C _{LOAD} = 1nF		5		
Fall Time	tF	$C_{LOAD} = 5nF$		16		ns
		C _{LOAD} = 10nF		32		
Turn-On Delay Time	tD-ON	C _{LOAD} = 1nF (Note 3)	8	16	32	ns
Turn-Off Delay Time	t _{D-OFF}	C _{LOAD} = 1nF (Note 3)	8	16	32	ns
Mismatch Propagation Delays Between 2 Channels		C _{LOAD} = 1nF (Note 3)	-9	1	+9	ns
SWITCHING CHARACTERISTIC	S FOR V _{CC} =	V _{DRV} = V _{REG} = 4.5V (see Figure 1) (MA	X15025A/C)			
	tR	C _{LOAD} = 1nF		5 20		
Rise Time		$C_{LOAD} = 5nF$				
		C _{LOAD} = 10nF		42		
		C _{LOAD} = 1nF		4		ns
Fall Time	tF	$C_{LOAD} = 5nF$		15		
		C _{LOAD} = 10nF		30		
Turn-On Delay Time	t _{D-ON}	C _{LOAD} = 1nF		18		ns
Turn-Off Delay Time	t _{D-OFF}	$C_{LOAD} = 1nF$		18		ns
Mismatch Propagation Delays Between 2 Channels		C _{LOAD} = 1nF		2		ns
Minimum Input Pulse Width that Changes the Output	tpw			15		ns
THERMAL CHARACTERISTICS			•			
Thermal-Shutdown Temperature		Temperature rising		+160		°C
Thermal-Shutdown Temperature Hysteresis				15		°C


Note 2: All devices are 100% production tested at $T_A = +25$ °C. Limits over temperature are guaranteed by design.

Note 3: Design guaranteed by bench characterization. Limits are not production tested.

Single/Dual, 16ns, High Sink/Source Current Gate Drivers

Typical Operating Characteristics

 $(T_A = +25$ °C, unless otherwise noted.)




Single/Dual, 16ns, High Sink/Source Current Gate Drivers


Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, unless otherwise noted.)$


LOGIC INPUT VOLTAGE vs. OUTPUT VOLTAGE (5nF FALLING)




LOGIC INPUT VOLTAGE vs. OUTPUT VOLTAGE (10nF RISING)




LOGIC INPUT VOLTAGE vs. OUTPUT VOLTAGE (10nF FALLING)




PROPAGATION DELAY MISMATCH




LINE REGULATION OF VREG




LOAD REGULATION OF VREG



FB/SET VOLTAGE



FB/SET CURRENT



Single/Dual, 16ns, High Sink/Source Current Gate Drivers

Pin Description

PIN		PIN		
MAX15024	MAX15025A MAX15025B	MAX15025C MAX15025D	NAME	FUNCTION
1	1	1	FB/SET	LDO Regulator Output Set. Feedback for V _{REG} adjustment (V _{FB} > 200mV). Connect FB/SET to GND for a fixed 10V output REG. Connect FB/SET to a resistor ladder to set V _{REG} .
2	2	2	Vcc	Power-Supply Input. Bypass to GND with a low-ESR ceramic capacitor of 1µF. Input of the internal housekeeping regulator and of the main REG regulator.
3	3	3	GND	Signal Ground
4	_	_	IN+	Driver Noninverting Logic Input. Connect to V _{CC} when not used.
_	4	4	IN1	Driver 1 Noninverting Logic Input
5	_	_	IN-	Driver Inverting Logic Input. Connect to GND when not used.
_	5	_	IN2	Driver 2 Noninverting Logic Input
_	_	5	ĪN2	Driver 2 Inverting Logic Input
6	6	6	PGND	Power Ground. Sink current return. Source of the internal pulldown n-channel transistor.
7	_		N_OUT	Sink Output. Open-drain n-channel output. N_OUT sinks current for power MOSFET turn-off.
_	7	7	OUT2	Driver 2 Output
8	_	_	P_OUT	Source Output. Pullup p-channel output (open drain). Sources current for power MOSFET turn-on.
_	8	8	OUT1	Driver 1 Output
9	9	9	DRV	Output Driver Supply Voltage. Decouple DRV with a low ESR > $0.1\mu F$ ceramic capacitor to PGND placed in close proximity to the device. DRV can be powered independently from REG. Connect DRV, REG, and VCC together when there is no need for special DRV supply sequencing and the power-MOSFET gate voltage does not need to be regulated or limited.
10	10	10	REG	Voltage Regulator Output. Connect to DRV for driving the power MOSFET with regulated VGS amplitude. Bypass with a low-ESR 1µF (minimum) ceramic capacitor to GND placed in close proximity to the device to ensure regulator stability.
_	_	_	EP	Exposed Pad. Internally connected to GND. Connect to GND plane or thermal pad and use multiple vias to a solid copper area on the bottom of the PCB.

Single/Dual, 16ns, High Sink/Source Current Gate Drivers

Detailed Description

The MAX15024 single gate driver's internal source and sink transistor outputs are brought out of the IC to independent outputs allowing control of the external MOSFET's rise and fall time. The MAX15024 single gate driver is capable of sinking an 8A peak current and sourcing a 4A peak current. The MAX15025 dual gate drivers are capable of sinking a 4A peak current and sourcing a 2A peak current.

An integrated adjustable low-dropout linear voltage regulator (LDO) provides gate drive amplitude control and optimization. The single gate-driver propagation delay time is minimized and matched between the inverting and noninverting inputs. The dual gate-driver propagation delay is matched between channels.

The MAX15024 has a dual input (IN+ and IN-), allows the use of an inverting or noninverting input, and is offered in TTL or CMOS-logic standards. The MAX15025 is offered with configurations of inverting and noninverting inputs with TTL or CMOS standards (see the *Selector Guide*).

LDO Voltage Regulator Feedback Control

The MAX15024/MAX15025 include an internal LDO designed to deliver a stable reference voltage for use as a supply voltage for the internal MOSFET gate drivers. Connect the LDO feedback FB/SET to GND to set VREG to a stable 10V. Connect FB/SET to a resistor-divider between VREG and GND to set VREG:

 $V_{REG} = V_{FB/SET} \times (1 + R2 / R1)$ (see Figure 2)

Vcc Undervoltage Lockout

When V_{CC} is below the UVLO threshold, the internal n-channel transistor is ON and the internal p-channel transistor is OFF, holding the output at GND independent of the state of the inputs so that the external MOSFETs remain OFF in the UVLO condition. The UVLO threshold is 3.5V (typ) with 200mV (typ) hysteresis to avoid chattering.

When the device is operated at very low temperatures and below the UVLO threshold, the driver output could go high impedance. In this case, it is recommended adding a $10k\Omega$ resistor to PGND to discharge the gate of the external MOSFET (see Figures 4 and 5).

Input Control

The MAX15024 features inverting and noninverting input terminals. These inputs provide for flexibility of design and use. Connect IN+ to VCC when using IN- as an inverting input. Connect IN- to GND when using IN+ as a noninverting input.

Shoot-Through Protection

The MAX15024/MAX15025 provide protection that avoids any cross-conduction between the internal p-channel and n-channel devices. It also eliminates shoot-through, thus reducing the quiescent supply current.

Exposed Pad (EP)

The MAX15024/MAX15025 include an exposed pad allowing greater heat dissipation from the internal die to the outside environment. Solder the exposed pad carefully to GND or thermal pad to enhance the thermal performance.

Applications Information

Supply Bypassing, Device Grounding, and Placement

Ample supply bypassing and device grounding are extremely important because when large external capacitive loads are driven, the peak current at the VDRV pin can approach 4A, while at the PGND pin, the peak current can approach 8A. VDRV drops and ground shifts are forms of negative feedback for inverters and, if excessive, can cause multiple switching when the inverting input is used and the input slew rate is low. The device driving the input should be referenced to the MAX15024/MAX15025 GND. Ground shifts due to insufficient device grounding can disturb other circuits sharing the same AC ground return path. Any series inductance in the VDRV, OUT, and/or PGND paths can cause oscillations due to the very high di/dt that results when the MAX15024/MAX15025 are switched with any capacitive load. A 0.1µF or larger value ceramic capacitor is recommended for bypassing VDRV to GND and should be placed as close to the pins as possible. When driving very large loads (> 10nF) at minimum rise time, 10µF or more of parallel storage capacitance is recommended. A ground plane is highly recommended to minimize ground return resistance and series inductance. Care should be taken to place the MAX15024/MAX15025 as close as possible to the external MOSFET being driven to further minimize board inductance and AC path resistance.

Single/Dual, 16ns, High Sink/Source Current Gate Drivers

Power Dissipation

Power dissipation of the MAX15024/MAX15025 consists of three components: the quiescent current, capacitive charge and discharge of internal nodes, and the output current (either capacitive or resistive load). The sum of these components must be kept below the maximum power-dissipation limit. The quiescent current is 700µA typ. The current required to charge and discharge the internal nodes is frequency dependent (see the *Typical Operating Characteristics*). The MAX15024/MAX15025 power dissipation when driving a ground-referenced resistive load is:

$$P = D \times RON(MAX) \times ILOAD^2$$

where D is the fraction of the period the MAX15024/ MAX15025s' output pulls high, $R_{ON(MAX)}$ is the maximum on-resistance of the device with the output high (p-channel), and I_{LOAD} is the output load current of the MAX15024/MAX15025. For capacitive loads, the power dissipation for each driver is:

$$P = C_{I,OAD} \times V_{DRV}^2 \times FREQ$$

where C_{LOAD} is the capacitive load, V_{DRV} is the driver supply voltage, and FREQ is the switching frequency.

Layout Information

The MAX15024/MAX15025 MOSFET drivers source and sink large currents to create very fast rise and fall edges at the gate of the switching MOSFET. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following

printed-circuit board (PCB) layout guidelines are recommended when designing with the MAX15024/MAX15025:

- Place one or more 1μF decoupling ceramic capacitor(s) from V_{DRV} to PGND as close to the device as possible. At least one storage capacitor of 10μF (min) should be located on the PCB with a low resistance path to the V_{CC} pin of the MAX15024/MAX15025.
- There are two AC current loops formed between the device and the gate of the MOSFET being driven. The MOSFET looks like a large capacitance from gate to source when the gate is being pulled low. The active current loop is from MOSFET gate to OUT of the MAX15024/MAX15025 to PGND of the MAX15024/MAX15025, and to the source of the MOSFET. When the gate of the MOSFET is being pulled high, the active current loop is from the VDD terminal of the VDRV terminal of decoupling capacitor, to the VDRy of the MAX15024/MAX15025, to the OUT_ of the MAX15024/MAX15025, to the MOSFET gate, to the MOSFET source, and to the negative terminal of the decoupling capacitor. Both charging current loop and discharging current loop are important. It is important to minimize the physical distance and the impedance in these AC current paths.
- Keep the device as close as possible to the MOSFET.
- In the multilayer PCB, the inner layers should consist of a GND plane containing the discharging and charging current loops.




Figure 1. Timing Diagram

Single/Dual, 16ns, High Sink/Source Current Gate Drivers

Typical Operating Circuits




Figure 2. Use R1, R2 to program $V_{REG} < 18V$, OR. Connect FB/SET to GND for $V_{REG} = 10V$ (Connect EP to GND)




Figure 3. Operation Using a Different Supply Rail for DRV (Connect EP to GND)




Figure 4. Operation Using a V_{CC} = DRV = REG (Connect EP to GND)





Figure 5. Use R1, R2 to program $V_{REG} < 18V$, OR. Connect FB/SET to GND for $V_{REG} = 10V$ (Connect EP to GND)

Single/Dual, 16ns, High Sink/Source Current Gate Drivers

Block Diagrams




Single/Dual, 16ns, High Sink/Source Current Gate Drivers

Selector Guide

PART	NO. OF CHANNELS	PEAK CURRENTS (SINK/SOURCE)	INPUTS	LOGIC LEVELS	TOP MARK
MAX15024AATB+	1	8A/4A	Complementary	TTL	ATX
MAX15024AATB/V+	1	8A/4A	Complementary	TTL	AWT
MAX15024BATB+	1	8A/4A	Complementary	CMOS	ATY
MAX15025AATB+	2	4A/2A	Noninverting	TTL	ATZ
MAX15025AATB/V+	2	4A/2A	Noninverting	TTL	AYE
MAX15025BATB+	2	4A/2A	Noninverting	CMOS	AUA
MAX15025CATB+	2	4A/2A	Noninverting (1)/ Inverting (2)	TTL	AUB
MAX15025DATB+	2	4A/2A	Noninverting (1)/ Inverting (2)	CMOS	AUC

Note: All devices operate in a -40°C to +125°C temperature range and come in a 10-pin TDFN package.

Pin Configurations (continued)



Single/Dual, 16ns, High Sink/Source Current Gate Drivers

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND	
TYPE	CODE	NO.	PATTERN NO.	
10 TDFN	T1033+1	21-0137	90-0003	

Single/Dual, 16ns, High Sink/Source Current Gate Drivers

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/07	Initial release	_
1	3/08	Released MAX15024A/MAX15025B/C/D versions	1–6, 9, 13
2	4/10	Removed future product (MAX15024C/D, MAX15025E-H); minimum and maximum specifications added to the EC table	1–6, 9, 10, 12–15
3	4/11	Added automotive part numbers to <i>Ordering Information</i> and <i>Selector Guide</i>	1, 14



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.