



General Description

The MAX1512 is a programmable VCOM-adjustment solution for thin-film transistor (TFT) liquid-crystal displays (LCDs). The MAX1512 simplifies the labor-intensive VCOM-adjustment process and replaces mechanical potentiometers, which significantly reduces labor costs, increases reliability, and enables automation.


The MAX1512 attaches to an external resistive voltagedivider and sinks a programmable current to set the VCOM voltage level. An internal 7-bit digital-to-analog converter (DAC) controls the sink current. The DAC is ratiometric relative to AVDD and is guaranteed to be monotonic over all operating conditions. This VCOM calibrator IC includes an EEPROM to store the desired VCOM voltage level. The EEPROM can be programmed repeatedly, giving TFT LCD manufacturers the flexibility to calibrate the display panel as many times as the manufacturing process requires.

The IC features a single-wire interface between the LCD panel and the programming circuit. The singlewire interface delivers both programming power and DAC-adjustment commands to minimize changes to panel connectors and production equipment. The MAX1512 is available in an 8-pin 3mm x 3mm TDFN package. A complete evaluation kit is available to simplify evaluation and production development.

Applications

LCD Panels Notebook Computers Monitors LCD TVs

Pin Configuration



*Patent Pending.


Features

- ♦ 7-Bit Adjustable Sink-Current Output
- ♦ Resistor-Adjustable Full-Scale Range
- **♦** Guaranteed Monotonic Output Over Operating Range
- ♦ Single-Wire Adjustment and Programming*
- **♦ EEPROM Stores VCOM Setting**
- ♦ Interface Enable/Disable Control (CE)
- ♦ 2.6V to 3.6V Logic Supply-Voltage Operating Range (V_{DD})
- **♦** 4.5V to 20V Analog Supply-Voltage Range (V_{AVDD})
- ♦ V_{DD} UVLO Protection
- ♦ 8-Pin 3mm x 3mm TDFN (0.8mm max)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1512ETA	-40°C to +85°C	8 TDFN 3mm x 3mm

Typical Operating Circuit



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V_{DD} , SET, CE to GND -0.3V to +4V OUT to GND -0.3V to +14V AVDD to GND -0.3V to +24V CTL to GND -0.3V to +16V Continuous Power Dissipation ($T_A = +70^{\circ}C$) -0.3V to +16V 8-Pin Thin OFN 3mm x 3mm (decrete 24 4mW/°C)	above +70°C)
---	--------------

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, $V_{DD} = 3V$, $V_{AVDD} = 10V$, $V_{OUT} = 5V$, $R_{SET} = 30.1k\Omega$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SINK-CURRENT ADJUSTMENT	•					
SET Voltage Resolution			7			Bits
SET Differential Nonlinearity		Guaranteed monotonic	-1		+1	LSB
SET Zero-Scale Error			-1	+1	+2	LSB
SET Full-Scale Error			-12		+12	LSB
SET Current	ISET				120	μΑ
SET External Resistance (Note 2)	Post	To GND, V _{AVDD} = 20V	10		200	kΩ
SET EXTERNAL NESISTANCE (NOTE 2)	RSET	To GND, V _{AVDD} = 4.5V	2.25		45.00	N 52
V _{SET} /V _{AVDD} Voltage Ratio		DAC full scale		0.05		V/V
V _{SET} /V _{AVDD} Factory Set Voltage Ratio			0.024	0.025	0.026	V/V
V _{DD} SUPPLY	•	•	•			
V _{DD} Supply Range	V_{DD}		2.6		3.6	V
V Cusply Current	1	CE = V _{DD}		32	55	^
V _{DD} Supply Current	I _{DD}	CE = GND		12	20	μΑ
Van Dower On Boost Throubold		Rising edge	2.2	2.5	2.7	V
V _{DD} Power-On Reset Threshold		Falling edge	2.1	2.4	2.6	٧
V _{DD} Power-On Reset Hysteresis				100		mV
CONTROL AND PROGRAMMING	ì					
CE Input Low Voltage		2.6V < V _{DD} < 3.6V			0.4	V
CE Input High Voltage		2.6V < V _{DD} < 3.6V	1.6			V
CE Startup Time		(Note 3)			1	ms
CTL High Voltage		2.6V < V _{DD} < 3.6V	0.70 x V _D	D 0.	82 x V _{DD}	V
CTL Float Voltage		2.6V < V _{DD} < 3.6V	0.40 x V _D	D 0.	62 x V _{DD}	V
CTL Low Voltage		2.6V < V _{DD} < 3.6V	0.20 x V _C	D 0.	32 x V _{DD}	V
CTL Rejected Pulse Width			20			μs
CTL Minimum Pulse Width					200	μs
CTL Minimum Time Between Pulses					10	μs
CTL Input Current		CTL = GND	-10			μΑ
		$CTL = V_{DD}$			10	μ/\

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V_{DD} = 3V, V_{AVDD} = 10V, V_{OUT} = 5V, R_{SET} = 30.1k Ω , T_A = 0°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

CTL Input Current		CTL = V _{DD}			10	μΑ
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CTL EEPROM Program Voltage	V _{PP}	(Note 3)	15.25	15.5	15.75	V
OUTPUT VOLTAGE						
OUT Leakage Current		$V_{DD} = 2.1V$		1		nA
OUT Settling Time		To ±0.5 LSB error band		20		μs
V _{OUT} Voltage Range	Vout		V _{SET} + 0	.5V	13	V
AVDD SUPPLY						
V _{AVDD} Supply Range	V _A VDD		4.5		20.0	V

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3V, V_{AVDD} = 10V, V_{OUT} = 5V, R_{SET} = 30.1k\Omega$, T_A = -40°C to +85°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
SINK-CURRENT ADJUSTMENT			·		
SET Differential Nonlinearity		Guaranteed monotonic	-1	+1	LSB
SET Zero-Scale Error			-1	+2	LSB
SET Full-Scale Error			-12	+12	LSB
SET Current	ISET			120	μΑ
CET External Desistance (Note 2)	D	To GND, V _{AVDD} = 20V	10	200	l ₁ O
SET External Resistance (Note 2)	R _{SET}	To GND, V _{AVDD} = 4.5V	2.25	45.00	kΩ
V _{DD} SUPPLY					
V _{DD} Supply Range	V_{DD}		2.6	3.6	V
V Cumply Cumpet	1	CE = V _{DD}		55	
V _{DD} Supply Current	I _{DD}	CE = GND		20	μΑ
V Dawar On Daget Threehold		Rising edge	2.2	2.7	V
V _{DD} Power-On Reset Threshold		Falling edge	2.1	2.6	V
CONTROL AND PROGRAMMING	i				
CE Input Low Voltage		2.6V < V _{DD} < 3.6V		0.4	V
CE Input High Voltage		2.6V < V _{DD} < 3.6V	1.6		V
AVDD SUPPLY	•	•	•		
V _{AVDD} Supply Range	V _A VDD		4.5	20.0	V
AVDD Operating Current	lavdd	V _{AVDD} = 20V		20	μA


Note 1: Limits are 100% production tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range are guaranteed through correlation using standard quality control (SQC) methods.


Note 2: SET external resistor range is verified at DAC full scale.


Note 3: Guaranteed by design. Not production tested.


Typical Operating Characteristics


(Circuit of Figure 1, V_{DD} = 3V, V_{AVDD} = 10V, V_{OUT} = 5V, R_{SET} = 24.9kΩ, T_A = +25°C, DAC half scale, unless otherwise noted.)




















Typical Operating Characteristics (continued)


(Circuit of Figure 1, $V_{DD} = 3V$, $V_{AVDD} = 10V$, $V_{OUT} = 5V$, $R_{SET} = 24.9k\Omega$, $T_A = +25^{\circ}C$, DAC half scale, unless otherwise noted.)









AVDD POWER-UP RESPONSE








SINGLE LSB STEP-UP RESPONSE



SINGLE LSB STEP-DOWN RESPONSE



Pin Description

PIN	NAME	FUNCTION
1	OUT	Adjustable Sink-Current Output. OUT connects to the resistive voltage-divider between AVDD and GND that sets the VCOM voltage. I _{OUT} lowers the divider voltage by an adjustable amount. See the SET pin description.
2	AVDD	High-Voltage Analog Supply. Connects to the panel source-driver supply rail.
3	N.C.	No Connect. Not internally connected.
4	GND	Ground
5	V_{DD}	Supply Input. +2.6V to +3.6V input range.
6	CTL	VCOM Adjustment and EEPROM Programming Control. CTL sets the internal DAC code and programs the EEPROM. A pulse-control method is used to adjust the VCOM level. See the <i>VCOM Adjustment (CTL)</i> section. To program the DAC setting into the EEPROM as the power-on default, drive CTL to the EEPROM programming voltage using the correct timing and voltage ramp rates. See the <i>EEPROM Programming (CTL)</i> section.
7	CE	Control Interface Enable. Connect CE to V _{DD} to enable the CTL input. Connect CE to GND to disable the CTL input and reduce the supply current.
8	SET	Full-Scale Sink-Current Adjustment Input. Connect a resistor, R _{SET} , from SET to GND to set the full-scale adjustable sink current. The full-scale adjustable sink current is equal to: $ \left(\frac{V_{AVDD}}{20 \times R_{SET}} \right) $ IouT is equal to the current through R _{SET} .

Detailed Description

The MAX1512 is a solid-state alternative to mechanical potentiometers used for adjusting the LCD backplane voltage (VCOM) in TFT LCD displays. The MAX1512 attaches to an external resistive voltage-divider and sinks a programmable current (IOUT), which sets the VCOM level (Figure 1). An internal 7-bit DAC controls the sink current and allows the user to increase or decrease the VCOM level (Figure 2). The DAC is ratiometric relative to AVDD and is monotonic over all operating conditions. The user can store the DAC setting in an internal EEPROM. On power-up, the EEPROM presets the DAC to the last stored setting. The single-wire interface between the LCD panel and the programming circuit adjusts the DAC, programs the EEPROM, and provides programming power.

The resistive voltage-divider and the AVDD supply set the maximum value of VCOM. The MAX1512 sinks current from the voltage-divider to reduce the VCOM level. The external resistor R_{SET} sets the full-scale sink current and the minimum value of VCOM.




Figure 1. Standard Application Circuit




Figure 2. Simplified Functional Diagram

Setting the VCOM Adjustment Range (RSET)

The external resistive voltage-divider sets the maximum value of the VCOM adjustment range. R_{SET} sets the full-scale sink current, I_{OUT}, which determines the minimum value of the VCOM adjustment range. Large R_{SET} values increase resolution but decrease the VCOM adjustment range. Calculate R1, R2, and R_{SET} using the following procedure:

- Choose the maximum VCOM level (V_{MAX}), the minimum VCOM level (V_{MIN}), and the AVDD supply voltage (V_{AVDD}).
- 2) Calculate the R1 / R2 ratio:

$$\frac{R1}{R2} \cong \frac{V_{AVDD}}{V_{MAX}} - 1$$

3) Calculate the R1 / RSET ratio:

$$\frac{R1}{R_{SET}} \cong \frac{\left(V_{MAX} - V_{MIN}\right)}{V_{MAX}} \times 20$$

- Choose R_{SET} according to the limits shown in the Electrical Characteristics section and calculate the values for R1 and R2.
- 5) The resulting resolution is:

Resolution =
$$\frac{(V_{MAX} - V_{MIN})}{127}$$

A complete design example is given below:

1) $V_{MAX} = 5V$, $V_{MIN} = 3V$, $V_{AVDD} = 10V$

2)
$$\frac{R1}{R2} \cong \frac{10}{5} - 1 = 1$$

3)
$$\frac{R1}{R_{SET}} = 20 \times \frac{(5-3)}{5} = 8$$

- 4) If RSET = 24.9k Ω , then R1 = 200k Ω and R2 = 200k Ω
- 5) Resolution = 15.75mV




Figure 3. Replacement of Mechanical/Potentiometer Circuit




Figure 4. Replacement of Mechanical/Potentiometer Circuit

Translating Existing Potentiometer Circuits

Existing VCOM adjustment circuits using conventional mechanical potentiometers can be translated into MAX1512 circuits. Figures 3 and 4 show two common adjustment circuits and their equivalent MAX1512 circuits.

Interface Enable/Disable (CE)

The MAX1512 control interface can be disabled to reduce the V_{DD} supply current. Connect CE to GND to reduce the typical supply current from 32 μ A to 12 μ A. Connect CE to V_{DD} to enable the control interface.




Figure 5. Optional Circuit to Drive CE

The programming circuit in Figure 5 drives CE high to enable the CTL input when it is connected. When the programming circuit is not connected, CE is pulled low through resistor R_{CE}, which disables the CTL input. The CTL input is relatively immune to noise and brief voltage transients. It can be safely left continuously enabled if higher supply current is acceptable.

VCOM Adjustment (CTL)

Pulse CTL low for more than 200µs to increment the DAC setting, which increases the OUT sink current and lowers the VCOM level by 1 least-significant bit (LSB) (Figure 6). Similarly, pulse CTL high for more than 200µs to decrement the DAC setting, which decreases the OUT sink current and increases the VCOM level by 1 LSB.




Figure 6. VCOM Adjustment

To avoid unintentional VCOM adjustment, the MAX1512 is guaranteed to reject CTL pulses shorter than 20 μ s. In addition, to avoid the possibility of a single false pulse caused by power-up sequencing between VDD and CTL, the very first pulse is ignored.




Figure 7. EEPROM Programming

EEPROM Programming (CTL)

To program the EEPROM, apply the EEPROM programming waveform through the CTL interface (Figure 7). The control interface delivers programming power and DAC adjustment commands on the same wire. This 1-wire approach minimizes the number of connections from the programming circuit to the LCD panel.

To apply the EEPROM programming waveform, carefully ramp CTL from midscale (VDD / 2) to the programming voltage, Vpp, in 7.5ms as shown in Figure 7. If the ramp is generated digitally, use at least 45 steps to achieve the required 320mV ramp resolution. During the ramp time, VCOM adjustment is disabled and the EEPROM cells are biased in preparation for programming. After reaching Vpp, hold CTL at Vpp for 1ms. During the EFPROM program time, the EEPROM stores the DAC setting. Next, drive CTL to ground in less than 1ms and hold for at least 200µs. Finally, drive CTL to VDD / 2 to complete the write cycle. The EEPROM is factory set to half scale. Follow the EEPROM Programming Specifications in Table 1 to guarantee reliable EEPROM programming. Violating the specifications can damage the EEPROM or affect data retention.

A complete evaluation kit is available to simplify evaluation and production development.

Table 1. EEPROM Programming Specifications

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
CTL Programming Voltage	Vpp	15.25	15.5	15.75	V
CTL Programming Ramp	T1	7.0	7.5	8.0	ms
EEPROM Program Time	T2	0.9	1.0	1.1	ms
V _{PP} Fall Time	T3	10		1000	μs
Done Hold Time	T4	200			μs

Applications Information

The VCOM adjustment and the EEPROM programming must be performed with an external programming circuit. Refer to the MAX1512 evaluation kit for a complete programming circuit solution.

Use a circuit similar to the conceptual diagram shown in Figure 8 to drive CTL. The accuracy of the programming voltage (VPP) is critical for proper MAX1512 data retention. The use of a comparator is recommended to verify the correct programming voltage has been reached. A complete design example of a CTL programming circuit is presented in the MAX1512 evaluation kit data sheet.

Electrostatic Discharge (CTL)

The CTL pin is exposed at the LCD panel connector and is subject to electrostatic discharge (ESD). Often an RC filter is used to improve an input's resilience to ESD. If a filter is added between the LCD panel connector and CTL, ensure that the RC time constant is short enough to avoid interfering with CTL pulses or the EEPROM programming timing. An RC time constant less than 200µs does not interfere with EEPROM programming.

Leakage Current (CTL)

The CTL pin is internally biased to V_{DD} / 2, but it is sensitive to leakage currents above 0.1 μ A. When CTL is not driven, avoid leakage currents around the CTL pin. Otherwise, reinforce the V_{DD} / 2 set point with an external resistive voltage-divider.

Layout Information

Use the following guidelines for good layout:

- Place the VCOM buffer and the R1/R2 voltagedivider close to the OUT pin (Figure 1). Keep the VCOM buffer and the R1/R2 voltage-divider close to each other.
- Place RSFT close to SET.
- In noisy environments, bypass capacitors may be desired on VDD and/or VAVDD. Keep any bypass capacitors close to the IC with short connections to the pins.

Refer to the MAX1512 evaluation kit for an example of proper board layout.





Figure 8. Conceptual Programming Circuit

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



001111	ON DIME	NSIONS	1					
SYMBOL	MIN.	MAX.						
A	0.70	0.80						
D	2.90	3.10	1					
E A1	2.90	3.10 0.05	-					
1	0.00	0.00	1					
k		25 MIN.	1					
A2	_	20 REF.	1					
PACKAGE VAR	RIATIONS	D2	E2	e	JEDEC SPEC	b	[(N/2)-1] x e	
			F2		IEDEO ODEO		F(N)(0) 41	
			E2 2.30±0.10	e 0.95 BSC	JEDEC SPEC MO229 / WEEA	b 0.40±0.05	[(N/2)-1] x e 1.90 REF	
PKG. CODE	N	D2				_		
PKG. CODE T633-1	N 6	D2 1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF	
PKG. CODE T633-1 T833-1	N 6 8	D2 1.50±0.10 1.50±0.10	2.30±0.10 2.30±0.10	0.95 BSC 0.65 BSC	MO229 / WEEA MO229 / WEEC	0.40±0.05 0.30±0.05	1.90 REF 1.95 REF	
PKG. CODE T633-1 T833-1 T1033-1	N 6 8 10	D2 1.50±0.10 1.50±0.10 1.50±0.10	2.30±0.10 2.30±0.10 2.30±0.10	0.95 BSC 0.65 BSC 0.50 BSC	MO229 / WEEA MO229 / WEEC MO229 / WEED-3	0.40±0.05 0.30±0.05 0.25±0.05	1.90 REF 1.95 REF 2.00 REF	

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600