General Description

The MAX3202E/MAX3203E/MAX3204E/MAX3206E are low-capacitance ±15kV ESD-protection diode arrays designed to protect sensitive electronics attached to communication lines. Each channel consists of a pair of diodes that steer ESD current pulses to Vcc or GND. The MAX3202E/MAX3203E/MAX3204E/MAX3206E protect against ESD pulses up to ±15kV Human Body Model, ±8kV Contact Discharge, and ±15kV Air-Gap Discharge, as specified in IEC 61000-4-2. These devices have a 5pF capacitance per channel, making them ideal for use on high-speed data I/O interfaces.

The MAX3202E is a two-channel device intended for USB and USB 2.0 applications. The MAX3203E is a triple-ESD structure intended for USB On-the-Go (OTG) and video applications. The MAX3204E is a quad-ESD structure designed for Ethernet and FireWire® applications, and the MAX3206E is a six-channel device designed for cell phone connectors and SVGA video connections.

All devices are available in tiny 4-bump (1.05mm x 1.05mm) WLP, 6-bump (1.05mm x 1.57mm) WLP, 9-bump (1.52mm x 1.52mm) WLP, 6-pin (3mm x 3mm) TDFN, and 12-pin (4mm x 4mm) TQFN packages and are specified for -40°C to +85°C operation.

	Applications
USB	Video
USB 2.0	Cell Phones
Ethernet	SVGA Video Connections
FireWire	

Selector Guide

PART	ESD-PROTECTED I/O PORTS
MAX3202EEWS+T	2
MAX3202EETT-T	2
MAX3203EEWT+T	3
MAX3203EETT-T	3
MAX3204EEBT-T	4
MAX3204EETT-T	4
MAX3206EEBL-T	6
MAX3206EETC	6

Pin Configurations appear at end of data sheet.

FireWire is a registered trademark of Apple Computer, Inc.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Features

- High-Speed Data Line ESD Protection ±15kV—Human Body Model ±8kV—IEC 61000-4-2, Contact Discharge ±15kV—IEC 61000-4-2, Air-Gap Discharge
- Tiny WLP Package Available
- Low 5pF Input Capacitance
- Low 1nA (max) Leakage Current
- Low 1nA Supply Current
- +0.9V to +5.5V Supply Voltage Range
- ♦ 2-, 3-, 4-, or 6-Channel Devices Available

Ordering Information


PART	PIN-PACKAGE	TOP MARK
MAX3202EEWS+T	4 WLP	+AA
MAX3202EETT+T	6 TDFN-EP*	+ADQ
MAX3203EEEWT+T	6 WLP	+BG
MAX3203EETT+T	6 TDFN-EP*	+ADO
MAX3204EEWT+T	6 WLP	+AL
MAX3204EETT+T	6 TDFN-EP*	+ ADP
MAX3206EEWL+T	9 WLP	+AQ
MAX3206EETC+	12 TQFN-EP*	+AACA

*EP = Exposed pad.

Note: All devices operate over -40°C to +85°C temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

Typical Operating Circuit



_ Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

0.3V to $+7.0V$ to (V _{CC} + 0.3V)
, ,
920mW
984mW
1128mW

6-Pin TDFN (derate 24.4mW/°C above +70°C)1951mW 12-Pin TQFN (derate 16.9mW/°C above +70°C)1349mW Operating Temperature Range-40°C to +85°C Storage Temperature Range-65°C to +150°C Junction Temperature+150°C Lead Temperature (soldering, 10s)+300°C Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

4 WIP	4	WI	Ρ
-------	---	----	---

6 9

1 WLP	6 TDFN
Junction-to-Ambient Thermal Resistance (0JA)87°C/W	Junction-to-Ambient Thermal Resistance (0JA)42°C/W
5 WLP	Junction-to-Case Thermal Resistance (0JC)
Junction-to-Ambient Thermal Resistance (0JA)84°C/W	12 TQFN
) WLP	Junction-to-Ambient Thermal Resistance (0JA)41°C/W
Junction-to-Ambient Thermal Resistance (0JA)71°C/W	Junction-to-Case Thermal Resistance (0JC)6°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5V \pm 5\%, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_{CC} = +5V$ and $T_A = +25^{\circ}C$.) (Note 2)


PARAMETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNITS
Supply Voltage	Vcc			0.9		5.5	V
Supply Current	ICC				1	100	nA
Diode Forward Voltage	VF	I _F = 10mA		0.65		0.95	V
		$T_A = +25^{\circ}C, \pm 15kV$	Positive transients			V _{CC} + 25	
Channel Clamp Voltage (Note 3)		Human Body Model, I _F = 10A	Negative transients			-25	
		$T_A = +25^{\circ}C, \pm 8kV$ Contact Discharge (IEC 61000-4-2), IF = 24A	Positive transients			V _{CC} + 60	- V
	VC		Negative transients			-60	
		T _A = +25°C, ±15kV Air-Gap Discharge (IEC 61000-4-2), I _F = 45A	Positive transients			V _{CC} + 100	
			Negative transients			-100	
Channel Leakage Current		$T_A = 0^{\circ}C$ to +50°C (Note 4)		-1		+1	nA
Channel Input Capacitance		$V_{CC} = 5V$, bias of $V_{CC}/2$			5	7	рF
ESD PROTECTION							-
Human Body Model					±15		kV
IEC 61000-4-2 Contact Discharge					±8		kV
IEC 61000-4-2 Air-Gap Discharge					±15		kV

Note 2: Limits over temperature are guaranteed by design, not production tested.

Note 3: Idealized clamp voltages (L1 = L2 = L3 = 0) (Figure 1); see the Applications Information section for more information. Note 4: Guaranteed by design. Not production tested.

(V_{CC} = +5V, T_A = $+25^{\circ}$ C, unless otherwise noted.)

Typical Operating Characteristics



_Pin/Bump Description

			PIN/E	UMP						
MAX3	MAX3202E		3203E	MAX3	204E	MAX3206E		NAME	FUNCTION	
WLP	TDFN- EP	WLP	TDFN- EP	WLP	TDFN- EP	WLP	TQFN- EP		TONOTION	
A1, B2	3, 6	A1, A2, B3	1, 2, 4	A1, A2, B2, B3	1, 2, 4, 5	A1, A3, B1, B3, C1, C3	1, 2, 3, 7, 8, 9	I/O_	ESD-Protected Channel	
A2	4	B1	3	B1	3	A2	5	GND	Ground	
B1	1	A3	6	A3	6	C2	11	Vcc	Power-Supply Input. Bypass V_{CC} to GND with a 0.1 μF ceramic capacitor.	
	2, 5		5		_	_	4, 6, 10, 12	N.C.	No Connection. Not internally connected.	
								EP	Exposed Pad. Connect to GND. Only for TDFN and TQFN packages.	

_Detailed Description

The MAX3202E/MAX3203E/MAX3204E/MAX3206E are diode arrays designed to protect sensitive electronics against damage resulting from ESD conditions or transient voltages. The low input capacitance makes these devices ideal for high-speed data lines. The MAX3202E, MAX3203E, MAX3204E, and MAX3206E protect two, three, four, and six channels, respectively.

The MAX3202E/MAX3203E/MAX3204E/MAX3206E are designed to work in conjunction with a device's intrinsic ESD protection. The MAX3202E/MAX3203E/MAX3204E/MAX3206E limit the excursion of the ESD event to below ± 25 V peak voltage when subjected to the Human Body Model waveform. When subjected to the IEC 61000-4-2 waveform, the peak voltage is limited to ± 60 V when subjected to Contact Discharge and ± 100 V when subjected to Air-Gap Discharge. The device that is being protected by the MAX3202E/MAX3203E/MAX3203E/MAX3204E/MAX3206E must be able to withstand these peak voltages plus any additional voltage generated by the parasitic board.

Applications Information

Design Considerations

Maximum protection against ESD damage results from proper board layout (see the *Layout Recommendations* section and Figure 2). A good layout reduces the parasitic series inductance on the ground line, supply line, and protected signal lines.

The MAX3202E/MAX3203E/MAX3204E/MAX3206E ESD diodes clamp the voltage on the protected lines during an ESD event and shunt the current to GND or V_{CC}. In an ideal circuit, the clamping voltage, V_C, is defined as the forward voltage drop, V_F, of the protection diode plus any supply voltage present on the cathode.

For positive ESD pulses:

$$VC = VCC + VF$$

For negative ESD pulses:

$$V_{C} = -V_{F}$$

In reality, the effect of the parasitic series inductance on the lines must also be considered (Figure 1). For positive ESD pulses:

$$V_{\rm C} = V_{\rm CC} + V_{\rm F(D1)} + \left(L1 \times \frac{d(I_{\rm ESD})}{dt}\right) + \left(L2 \times \frac{d(I_{\rm ESD})}{dt}\right)$$

For negative ESD pulses:

$$V_{C} = -\left(V_{F(D2)} + \left(L1 \times \frac{d(I_{ESD})}{dt}\right) + \left(L3 \times \frac{d(I_{ESD})}{dt}\right)\right)$$

where IESD is the ESD current pulse.




Figure 1. Parasitic Series Inductance




Figure 2. Layout Considerations



During an ESD event, the current pulse rises from zero to peak value in nanoseconds (Figure 3). For example, in a 15kV IEC-61000 Air-Gap Discharge ESD event, the pulse current rises to approximately 45A in 1ns (di/dt = 45×10^9). An inductance of only 10nH adds an additional 450V to the clamp voltage. An inductance of 10nH represents approximately 0.5in of board trace. Regardless of the device's specified diode clamp voltage, a poor layout with parasitic inductance significantly increases the effective clamp voltage at the protected signal line.

A low-ESR 0.1 μ F capacitor must be used between V_{CC} and GND. This bypass capacitor absorbs the charge transferred by an +8kV IEC-61000 Contact Discharge ESD event.

Ideally, the supply rail (V_{CC}) would absorb the charge caused by a positive ESD strike without changing its regulated value. In reality, all power supplies have an effective output impedance on their positive rails. If a power supply's effective output impedance is 1Ω , then by using $V = I \times R$, the clamping voltage of V_C increases by the equation $V_C = I_{ESD} \times R_{OUT}$. An +8kV IEC 61000-4-2 ESD event generates a current spike of 24A, so the clamping voltage increases by $V_{\rm C} = 24A \times 1\Omega$, or $V_{C} = 24V$. Again, a poor layout without proper bypassing increases the clamping voltage. A ceramic chip capacitor mounted as close to the MAX3202E/ MAX3203E/MAX3204E/MAX3206E V_{CC} pin is the best choice for this application. A bypass capacitor should also be placed as close to the protected device as possible.

±15kV ESD Protection

ESD protection can be tested in various ways; the MAX3202E/MAX3203E/MAX3204E/MAX3206E are characterized for protection to the following limits:




Figure 3. IEC 61000-4-2 ESD Generator Current Waveform

- ±15kV using the Human Body Model
- ±8kV using the Contact Discharge method specified in IEC 61000-4-2
- ±15kV using the IEC 61000-4-2 Air-Gap Discharge method

ESD Test Conditions

ESD performance depends on a number of conditions. Contact Maxim for a reliability report that documents test setup, methodology, and results.

Human Body Model

Figure 4 shows the Human Body Model, and Figure 5 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the device through a $1.5k\Omega$ resistor.




Figure 4. Human Body ESD Test Model




Figure 5. Human Body Model Current Waveform




Figure 6. IEC 61000-4-2 ESD Test Model

IEC 61000-4-2 The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. The MAX3202E/ MAX3203E/MAX3204E/MAX3206E help users design equipment that meets Level 4 of IEC 61000-4-2.

The main difference between tests done using the Human Body Model and IEC 61000-4-2 is higher peak current in IEC 61000-4-2. Because series resistance is lower in the IEC 61000-4-2 ESD test model (Figure 6) the ESD-withstand voltage measured to this standard is generally lower than that measured using the Human Body Model. Figure 3 shows the current waveform for the ± 8 kV IEC 61000-4-2 Level 4 ESD Contact Discharge test.

The Air-Gap Discharge test involves approaching the device with a charged probe. The Contact Discharge method connects the probe to the device before the probe is energized.

Layout Recommendations


Proper circuit-board layout is critical to suppress ESDinduced line transients. The MAX3202E/MAX3203E/ MAX3204E/MAX3206E clamp to 100V; however, with improper layout, the voltage spike at the device is much higher. A lead inductance of 10nH with a 45A current spike at a dv/dt of 1ns results in an **ADDITION-AL** 450V spike on the protected line. It is **essential** that the layout of the PC board follows these guidelines:

- 1) Minimize trace length between the connector or input terminal, I/O_, and the protected signal line.
- 2) Use separate planes for power and ground to reduce parasitic inductance and to reduce the impedance to the power rails for shunted ESD current.
- Ensure short ESD transient return paths to GND and V_{CC}.
- 4) Minimize conductive power and ground loops.
- 5) Do not place critical signals near the edge of the PC board.
- 6) Bypass V_{CC} to GND with a low-ESR ceramic capacitor as close to V_{CC} as possible.
- Bypass the supply of the protected device to GND with a low-ESR ceramic capacitor as close to the supply pin as possible.

TEST	CONDITIONS	DURATION	FAILURES PER SAMPLE SIZE
Temperature Cycle	-35°C to +85°C, -40°C to +100°C	150 cycles, 900 cycles	0/10, 0/200
Operating Life	$T_A = +70^{\circ}C$	240hr	0/10
Moisture Resistance	-20°C to +60°C, 90% RH	240hr	0/10
Low-Temperature Storage	-20°C	240hr	0/10
Low-Temperature Operational	-10°C	24hr	0/10
Solderability	8hr steam age	_	0/15
ESD	±2000V, Human Body Model	_	0/5
High-Temperature Operating Life	$T_{J} = +150^{\circ}C$	168hr	0/45


Table 1. Reliability Test Data

Functional Diagrams



Chip Information

PROCESS: BICMOS



Package Information

For the latest package outline information and land patterns (footprints), go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
4 WLP	W41A1+2	<u>21-0455</u>	Refer to Application Note 1891
6 WLP	W61C1+2	<u>21-0463</u>	Refer to Application Note 1891
9 WLP	W91B1+5	<u>21-0067</u>	Refer to Application Note 1891
6 TDFN-EP	T633+2	<u>21-0137</u>	<u>90-0058</u>
12 TQFN-EP	T1244+4	<u>21-0139</u>	<u>90-0068</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
3	12/07	Added 3202EEWS+T TDFN and TQFN packages, updated Package Information	1, 2, 3, 4, 6, 8, 12–15
4	12/09	Corrected part numbers and pin packages in the Ordering Information table, Absolute Maximum Ratings, Selector Guide, Pin Description, and Pin Configurations.	1–3, 8–15
5	6/11	Updated to show available packages as WLP, not UCSP	1, 2, 3, 6, 8

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

_ 9