



General Description

The MAX3748 multirate limiting amplifier functions as a data quantizer for SONET, Fibre Channel, and Gigabit Ethernet optical receivers. The amplifier accepts a wide range of input voltages and provides constant-level current-mode logic (CML) output voltages with controlled edge speeds.

A received-signal-strength indicator (RSSI) is available when the MAX3748 is combined with the MAX3744 SFP transimpedance amplifier (TIA). A receiver consisting of the MAX3744 and the MAX3748 can provide up to 19dB RSSI dynamic range. Additional features include a programmable loss-of-signal (LOS) detect, an optional disable function (DISABLE), and an output signal polarity reversal (OUTPOL). Output disable can be used to implement squelch.

The combination of the MAX3748 and the MAX3744 allows for the implementation of all the small-form-factor SFF-8472 digital diagnostic specifications using a standard 4-pin TO-46 header. The MAX3748 is packaged in a 3mm x 3mm, 16-pin thin QFN package with an exposed pad.

Applications

Gigabit Ethernet SFF/SFP Transceiver Modules Fibre Channel SFF/SFP Transceiver Modules Multirate OC-3 to OC-48-FEC SFF/SFP **Transceiver Modules**

Features

- ♦ SFP Reference Design Available
- ♦ 16-Pin TQFN Package with 3mm x 3mm Footprint
- ♦ Single 3.3V Supply Voltage
- ♦ 86ps Rise and Fall Time
- ♦ Loss of Signal with Programmable Threshold
- ♦ RSSI Interface (with MAX3744 TIA)
- **♦ Output Disable**
- **♦ Polarity Select**
- ♦ 8.7psp-p Deterministic Jitter (4.25Gbps)

Ordering Information


PART	TEMP RANGE	PIN-PACKAGE		
MAX3748 HETE#G16*	-40°C to +85°C	16 TQFN-EP**		
MAX3748ETE	-40°C to +85°C	16 TQFN-EP**		

H = hybrid lead-free package. *See Detailed Description for more information. The MAX3748H is the MAX3748 in a hybrid lead-free package.

#Denotes a RoHS-compliant device that may include lead that is exempt under the RoHS requirements.

Functional Diagram and Pin Configuration appear at end of data sheet.

Typical Operating Circuits



^{**}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

Power-Supply Voltage (V _{CC})(V _{CC} - 2.4V) to +6.0V Voltage at IN+, IN(V _{CC} - 2.4V) to (V _{CC} + 0.5V) Voltage at DISABLE, OUTPOL, RSSI, CAZ1, CAZ2, LOS, TH0.5V to (V _{CC} + 0.5V) Current into LOS1mA to +9mA Differential Input Voltage (IN+ - IN-)2.5V	Continuous Power Dissipation (T _A = +70°C) TQFN (derate 17.7mW above +70°C)1.4W Operating Junction Temperature Range (T _J)55°C to +150°C Storage Ambient Temperature Range (T _S)55°C to +150°C Lead Temperature (soldering, 10s)+260°C Soldering Temperature (reflow)
Continuous Current at CML Outputs (OUT+, OUT-)25mA to +25mA	TQFN+240°C Hybrid TQFN+250°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC}=2.97V\ to\ 3.63V,\ ambient\ temperature=-40^{\circ}C\ to\ +85^{\circ}C,\ CML\ output\ load\ is\ 50\Omega\ to\ V_{CC},\ C_{AZ}=0.1\mu F,\ typical\ values\ are\ at\ +25^{\circ}C,\ V_{CC}=3.3V,\ unless\ otherwise\ specified.$ The data input transition time is controlled by a 4th-order Bessel filter with $f_{-3dB}=0.75\times2.667GHz$ for all data rates of 2.667Gbps and below, and with $f_{-3dB}=0.75\times2.667GHz$ for data rates > 3.2Gbps.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Single-Ended Input Resistance		Single ended to V _{CC}	42	50	58	Ω
Input Return Loss		Differential, f < 3GHz, DUT is powered on		13		dB
Input Sensitivity	V _{IN-MIN}	(Note 1)			5	mV _{P-P}
Input Overload	V _{IN-MAX}	(Note 1)	1200			mV _{P-P}
Single-Ended Output Resistance		Single ended to V _{CC}	42	50	58	Ω
Output Return Loss		Differential, f < 3GHz, DUT is powered on		10		dB
Differential Output Voltage			600	780	1200	mV _{P-P}
Differential Output Signal when Disabled		Outputs AC-coupled, V _{IN-MAX} applied to input (Note 2)			10	mV _{P-P}
		K28.5 pattern at 4.25Gbps		8.7	25	
		K28.5 pattern at 3.2Gbps		8.5 25		
Deterministic Jitter (Notes 2, 3)	DJ	2 ²³ - 1 PRBS equivalent pattern at 2.7Gbps (Note 4)	9.3 30 7.8 25 25 50		psp-p	
		K28.5 pattern at 2.1Gbps				
		2 ²³ - 1 PRBS equivalent pattern at 155Mbps			50]
Random Jitter		Input = 5mV _{P-P}		6.5		202110
(Note 5)		Input = 10mV _{P-P}		3		PSRMS
Data Output Transition Time		20% to 80%, 4.25Gbps 3.1875GHz Bessel input filter V _{IN} = 20mV _{P-P}		60		ps
		20% to 80% (Note 2)		86	115	
Input-Referred Noise				185		μVRMS
Low Fraguency Cutoff		C _{AZ} = open	70			- kHz
Low-Frequency Cutoff		C _{AZ} = 0.1µF		0.8		K Z
Power Supply Current	la-	(Note 6)	32 49 37		49	mA mA
Power-Supply Current	Icc	LOS disabled			37	
Power-Supply Noise Rejection	PSNR	f < 2MHz		26		dB

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 2.97 \text{V to } 3.63 \text{V}, \text{ ambient temperature} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ CML output load is } 50 \Omega \text{ to } V_{CC}, \text{ C}_{AZ} = 0.1 \mu\text{F}, \text{ typical values are at } +25 ^{\circ}\text{C}, \text{ V}_{CC} = 3.3 \text{V}, \text{ unless otherwise specified}. \text{ The data input transition time is controlled by a 4th-order Bessel filter with } f_{-3dB} = 0.75 \times 2.667 \text{GHz}$ for all data rates of 2.667 Gbps and below, and with $f_{-3dB} = 0.75 \times 2.667 \text{GHz}$ for data rates > 3.2 Gbps.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LOSS OF SIGNAL at 4.25Gbps I	C28.5 pattern	(Note 2)	'			
LOS Hysteresis		10log (VDEASSERT/VASSERT)	1.25	2.2		dB
LOS Assert/Deassert Time		(Note 8)	2		100	μs
LOS Assert		$R_{TH} = 280 k\Omega$		18.5		mV _{P-P}
LOS Deassert		$R_{TH} = 280 k\Omega$		28		mV _{P-P}
LOSS OF SIGNAL at 2.5Gbps (N	lotes 2, 7)		•			
LOS Hysteresis		10log (VDEASSERT/VASSERT)	1.25	2.2		dB
LOS Assert/Deassert Time		(Note 8)	2		100	μs
Low LOS Assert Level		$R_{TH} = 20k\Omega$	2.8	4.1		mV _{P-P}
Low LOS Deassert Level		$R_{TH} = 20k\Omega$		6.7	11.6	mV _{P-P}
Medium LOS Assert Level		$R_{TH} = 280\Omega$	10.3	15.2		mV _{P-P}
Medium LOS Deassert Level		$R_{TH} = 280\Omega$		25	38.6	mV _{P-P}
High LOS Assert Level		$R_{TH} = 80\Omega$	22.8	38.3		mV _{P-P}
High LOS Deassert Level		$R_{TH} = 80\Omega$		65.2	99.3	mV _{P-P}
LOSS OF SIGNAL at 155Mbps (Note 7)					
LOS Hysteresis		10log (VDEASSERT/VASSERT)		2.1		dB
LOS Assert/Deassert Time		(Note 8)		20		μs
Low LOS Assert Level		$R_{TH} = 20k\Omega$		3.5		mV _{P-P}
Low LOS Deassert Level		$R_{TH} = 20k\Omega$		5.6		mV _{P-P}
Medium LOS Assert Level		$R_{TH} = 280\Omega$		13.3		mV _{P-P}
Medium LOS Deassert Level		$R_{TH} = 280\Omega$		21.2		mV _{P-P}
High LOS Assert Level		$R_{TH} = 80\Omega$		33.3		mV _{P-P}
High LOS Deassert Level		$R_{TH} = 80\Omega$		55.5		mV _{P-P}
RSSI						
RSSI Current Gain (Note 9)	ARSSI	ARSSI = IRSSI/ICM_RSSI		0.03		
Input-Referred RSSI Current		I _{RSSI} /A _{RSSI} I _{CM_INPUT} < 6.6mA	-31		+33	μA
Stability		(Note 10) I _{CM_INPUT} > 6.6mA	-73		+90	μΑ
TTL/CMOS I/O						
LOS Output High Voltage	Voн	$R_{LOS} = 4.7 k\Omega \text{ to } 10 k\Omega \text{ to } V_{CC_host} (3V)$	2.4			V
LOS Output Low Voltage	V _{OL}	$R_{LOS} = 4.7 k\Omega \text{ to } 10 k\Omega \text{ to } V_{CC_host} (3.6 V_{CC_host})$	/)		0.4	V
LOS Output Current		$R_{LOS} = 4.7 k\Omega$ to $10 k\Omega$ to V_{CC_host} (3.3V IC is powered down	/);		40	μA
DISABLE Input High	V _{IH}		2.0			V
DISABLE Input Low	VIL				0.8	V
DISABLE Input Current		$R_{LOS} = 4.7 k\Omega$ to $10 k\Omega$ to V_{CC_host}			10	μΑ

Note 1: Between sensitivity and overload, all AC specifications are met.

Note 2: Guaranteed by design and characterization.

Note 3: The deterministic jitter caused by this filter is not included in the DJ generation specifications (input).


ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC}=2.97V\ to\ 3.63V,\ ambient\ temperature=-40^{\circ}C\ to\ +85^{\circ}C,\ CML\ output\ load\ is\ 50\Omega\ to\ V_{CC},\ C_{AZ}=0.1\mu F,\ typical\ values\ are\ at\ +25^{\circ}C,\ V_{CC}=3.3V,\ unless\ otherwise\ specified.$ The data input transition time is controlled by a 4th-order Bessel filter with f-3dB = 0.75 \times 2.667GHz for all data rates of 2.667Gbps and below, and with f-3dB = 0.75 \times data rate for data rates > 3.2Gbps.)


- **Note 4:** 2²³ 1 PRBS pattern was substituted by K28.5 pattern to determine the high-speed portion of the deterministic jitter. The low-speed portion of the DJ (baseline wander) was obtained by measuring the eye width difference between outputs generated using K28.5 and 2²³ 1 PRBS patterns.
- Note 5: Random jitter was measured without using a filter at the input.
- **Note 6:** The supply current measurement excludes the CML output currents by connecting the CML outputs to a separate V_{CC} (see Figure 1).
- **Note 7:** Unless otherwise specified, the pattern for all LOS detect specifications is 2^{23} 1 PRBS.
- Note 8: The signal at the input is switched between two amplitudes, Signal_ON and Signal_OFF, as shown in Figure 2.
- Note 9: I_{CM_INPUT} is the input common mode. I_{RSSI} is the current at the RSSI output.
- Note 10: Stability is defined as variation over temperature and power supply with respect to the typical gain of the part.


Typical Operating Characteristics


 $(T_A = +25$ °C and $V_{CC} = 3.3V$, unless otherwise specified.)

























Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C \text{ and } V_{CC} = 3.3V, \text{ unless otherwise specified.})$


OUTPUT EYE DIAGRAM WITH MAXIMUM INPUT (DATA RATE OF 2.6667Gbps)




OUTPUT EYE DIAGRAM AT +100°C (MINIMUM INPUT)




ASSERT/DEASSERT LEVELS vs. R_{TH}




INPUT RETURN GAIN vs. FREQUENCY (SDD11) (INPUT SIGNAL LEVEL = -40dBm)




OUTPUT RETURN GAIN vs. FREQUENCY (SDD22) (INPUT SIGNAL LEVEL = -40dBm)




DETERMINISTIC JITTER vs. INPUT OFFSET VOLTAGE (2.667Gbps, K28.5)



LOS HYSTERESIS vs. TEMPERATURE (2.667bps, 210 - 1 PRBS)



RSSI CURRENT GAIN vs. INPUT TIA CURRENT (MAX3744 AND MAX3748)



____Pin Description

DIN NAME FUNCTION					
PIN	NAME	FUNCTION			
1, 4, 12	Vcc	Supply Voltage			
2	IN+	Noninverted Input Signal, CML			
3	IN-	Inverted Input Signal, CML			
5	TH	Loss-of-Signal Threshold Pin. Resistor to ground (R_{TH}) sets the LOS threshold. Connecting this pin to V_{CC} disables the LOS circuitry and reduces power consumption.			
6	DISABLE	Disable Input, CMOS/TTL. The data outputs are held static when this pin is asserted high. The LOS function remains active when the outputs are disabled. If routed through the DS1858/DS1859 controller IC, no additional ESD protection is required.			
7	LOS	Noninverted Loss-of-Signal Output. LOS is asserted high when the signal drops below the assert threshold set by the TH input. The output is open collector (Figure 5). If routed through the DS1858/DS1859 controller IC, no additional ESD protection is required.			
8, 16	Supply Ground				
9 OUTPOL Output Polarity Control Input. Connect to GND for an inversion of polamplifier and connect to V _{CC} for normal operation.		Output Polarity Control Input. Connect to GND for an inversion of polarity through the limiting amplifier and connect to V _{CC} for normal operation.			
10	OUT-	Inverted Data Output, CML			
11	OUT+	Noninverted Data Output, CML			
13 RSSI 14 CAZ2 15 CAZ1		Received-Signal-Strength Indicator. This current output can be used to obtain a ground-referenced voltage proportional to photodiode current with the MAX3744 by connecting an external resistor between this pin and GND.			
		Offset Correction Loop Capacitor Connection. A capacitor connected between this pin and CAZ1 extends the time constant of the offset correction loop. Typical value of CAZ is 0.1µF. The offset correction is disabled when the CAZ1 and CAZ2 pins are shorted together.			
		Offset Correction Loop Capacitor Connection. A capacitor connected between this pin and CAZ2 extends the time constant of the offset correction loop. Typical value of CAZ is 0.1µF. The offset correction is disabled when the CAZ1 and CAZ2 pins are shorted together.			
_	EP	Exposed Paddle. Connect the exposed paddle to board ground for optimal electrical and thermal performance.			




Figure 1. Power-Supply Current Measurement

SIGNAL ON 1dB MAX DEASSERT LEVEL 6dB POWER-DETECT WINDOW MIN DEASSERT LEVEL SIGNAL OFF TIME

Figure 2. LOS Deassert Threshold Set 1dB Below the Minimum by Receiver Sensitivity (for Selected RTH)

Detailed Description

The limiting amplifier consists of an input buffer, a multistage amplifier, offset correction circuitry, an output buffer, power-detection circuitry, and signal-detect circuitry (see the *Functional Diagram*).

Input Buffer

The input buffer is shown in Figure 3. It provides 50Ω termination for each input signal IN+ and IN-. The MAX3748 can be DC- or AC-coupled to a TIA (TIA output offset degrades receiver performance if DC-coupled). The MAX3748 CML input buffer is optimized for the MAX3744 TIA.

Gain Stage

The high-bandwidth gain stage provides approximately 53dB of gain.

Offset Correction Loop

The MAX3748 is susceptible to DC offsets in the signal path because they have high gain. In communication systems using NRZ data with a 50% duty cycle, pulsewidth distortion present in the signal or generated in the transimpedance amplifier appears as an input offset and is reduced by the offset correction loop. For




Figure 3. CML Input Buffer

 V_{IN}

Gigabit Ethernet and Fibre Channel applications, no capacitor is required. For SONET applications, $C_{AZ} = 0.1 \mu F$ is recommended. This capacitor determines the lower 3dB frequency of the data path.

CML Output Buffer

The MAX3748 limiting amplifier's CML output provides high tolerance to impedance mismatches and inductive connectors. The output current is approximately 18mA. The output is disabled by connecting the DISABLE pin to V_{CC}. If the LOS pin is connected to the DISABLE pin, the outputs OUT+ and OUT- are at a static voltage (squelch) whenever the input signal level drops below the LOS threshold. The output buffer can be AC- or DC-coupled to the load (Figure 4).

Power-Detect and Loss-of-Signal Indicator

The MAX3748 is equipped with an LOS circuitry, which indicates when the input signal is below a programmable threshold, set by resistor RTH at the TH pin (see *Typical Operating Characteristics* for appropriate resistor sizing). An averaging peak-power detector compares the input signal amplitude with this threshold and feeds the signal detect information to the LOS output, which is open collector. Two control voltages, VASSERT and VDEASSERT, define the LOS assert and deassert levels. To prevent LOS chatter in the region of the programmed threshold, approximately 2dB of hysteresis is built into the LOS assert/deassert function. Once asserted, LOS is not deasserted until the input amplitude rises to the required level (VDEASSERT) (Figure 5).

50Ω 50Ω OUT+ OUTOUTOUTDISABLE DISABLE DISABLE

Figure 4. CML Output Buffer

Hybrid Lead-Free Package

The MAX3748HETE is in a hybrid lead-free package. The hybrid part contains leaded bumps in a lead-free thin QFN package. The part is not 100% lead-free; however, the high-lead solder in the internal portion of the part does meet the RoHS exemption for high-lead solders. For more information, visit www.maxim-ic.com/emmi/.

Design Procedure

Program the LOS Assert Threshold

External resistor R_{TH} programs the LOS threshold. See the Assert/Deassert Levels vs. R_{TH} graph in the *Typical Operating Characteristics* to select the appropriate resistor.

Select the Coupling Capacitor

When AC-coupling is desired, coupling capacitors C_{IN} and C_{OUT} should be selected to minimize the receiver's deterministic jitter. Jitter is decreased as the input low-frequency cutoff (f_{IN}) is decreased:

$$f_{IN} = 1 / [2\pi(50)(C_{IN})]$$

For ATM/SONET or other applications using scrambled NRZ data, select (C_{IN}, C_{OUT}) \geq 0.1µF, which provides f_{IN} < 32kHz. For Fibre Channel, Gigabit Ethernet, or other applications using 8B/10B data coding, select (C_{IN}, C_{OUT}) \geq 0.01µF, which provides f_{IN} < 320kHz. Refer to Application Note HFAN-1.1: Choosing AC-Coupling Capacitors.




Figure 5. MAX3748 LOS Output Circuit

Select the Offset-Correction Capacitor

The capacitor between CAZ1 and CAZ2 determines the time constant of the signal path DC offset cancellation loop. To maintain stability, it is important to keep a one-decade separation between $f_{\rm IN}$ and the low-frequency cutoff ($f_{\rm OC}$) associated with the DC offset cancellation circuit. For ATM/SONET or other applications using scrambled NRZ data, $f_{\rm IN} < 32 \text{kHz}$, so $f_{\rm OCMAX} < 3.2 \text{kHz}$. Therefore, $C_{\rm AZ} = 0.1 \mu F$ ($f_{\rm OC} = 2 \text{kHz}$). For Fibre Channel or Gigabit Ethernet applications, leave pins CAZ1 and CAZ2 open.

RSSI Implementation

The SFF-8472 Digital Diagnostic specification requires monitoring of input receive power. The MAX3748 and MAX3744 receiver chipset allows for the monitoring of the average receive power by measuring the average DC current of the photodiode.

The MAX3744 preamp measures the average photodiode current and provides the information to the output common mode. The MAX3748 RSSI detect block senses the common-mode DC level of input signals IN+ and IN- and provides a ground-referenced output signal (RSSI) proportional to the photodiode current. The advantage of this implementation is that it allows the TIA to be packaged in a low-cost conventional 4-pin TO-46 header.

The MAX3748 RSSI output is connected to an analog input channel of the DS1858/DS1859 SFP controller to convert the analog information into a 16-bit word. The DS1858/DS1859 provide the receive-power information to the host board of the optical receiver through a 2-wire interface. The DS1859 allows for internal calibration of the receive-power monitor.

The MAX3744 and the MAX3748 have been optimized to achieve RSSI stability of 2.5dB within the range of $6\mu A$ to $500\mu A$ of average input photodiode current. To achieve the best accuracy, Maxim recommends receive power calibration at the low end $(6\mu A)$ and the high end $(500\mu A)$ of the required range; see the RSSI Current Gain graph in the *Typical Operating Characteristics*.

Connecting to the DS1858/DS1859

For best use of the RSSI monitor, capacitor C1 and resistor R1 shown in the first *Typical Operating Circuit* need to be placed as close as possible to the Dallas diagnostic monitor with the ground of C1 and R1 the same as the DS1858/DS1859 ground. Capacitor C1 suppresses system noise on the RSSI signal. R1 = $3k\Omega$ and C1 = $0.1\mu F$ is recommended.

C_{OUT} 0.1μF

4.7k Ω TO 10k Ω V_{CC_HOST}


- LOS

DISABLE

LOS

GND

Typical Operating Circuits (continued)



C_{IN} 0.1μF

NIXIN MAX3748


TH

₹R_{TH}


RSSI

DS1858 3-INPUT DIAGNOSTIC MONITOR

Functional Diagram



Pin Configuration



Chip Information

PROCESS: SiGe BIPOLAR

Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND	
TYPE	CODE	NO.	PATTERN NO.	
16 TQFN-EP	T1633F-3, T1633FH-3	21-0136		

12 ______ **WAXI**

_Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED	
0	1/03	Initial release (MAX3748)	_	
1	7/03	Added the MAX3748A and Figure 6	1, 6, 7, 8, 9, 10	
		Changed package code in the <i>Ordering Information</i> table and added lead-free packages	1	
2	2/04	Inserted the Hybrid Lead-Free Package section	7	
		Updated Figures 5 and 6	8	
		Updated package drawing	11	
3	8/05	Added 4.25Gbps specification	1, 2, 3	
4	7/06	Added the MAX3748B	All	
5	11/08	Removed the MAX3748B	All	
6	6/11	Removed the MAX3748A	All	

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.