



3V/5V, 4Ω, Wideband Quad 2:1 Analog Multiplexer

MAX4674

General Description

The MAX4674 is a low-voltage CMOS analog switch containing four 2:1 multiplexers/demultiplexer. When powered from a single +5V supply, it features a low 4Ω max on-resistance (R_{ON}), 0.4Ω max R_{ON} matching between channels, and 0.8Ω R_{ON} flatness over the entire signal range. Off-leakage current is only 0.5nA max at +25°C.

The MAX4674 features fast turn-on (t_{ON}) and turn-off (t_{OFF}) times of 18ns and 6ns, respectively, and is available in QFN, QSOP, TSSOP, and SO packages.

This low-voltage multiplexer operates with a +1.8V to +5.5V single supply. All digital inputs have +0.8V and +2.4V logic thresholds, ensuring TTL/CMOS-logic compatibility with +5V operation.

Applications

10/100 Base-T
ATM Switching
Audio and Video Signal Routing
Low-Voltage Data-Acquisition Systems
Communications Circuits
Relay Replacement

Features


- ◆ **Guaranteed On-Resistance**
4Ω max (+5V Supply)
6Ω max (+3V Supply)
- ◆ **Guaranteed Match Between Channels**
0.4Ω max
- ◆ **Guaranteed Flatness Over Signal Range**
0.8Ω max
- ◆ **1.8V Operation**
 $R_{ON} = 100\Omega$ typ Over Temperature
 $t_{ON} = 51\text{ns}$ typ
 $t_{OFF} = 13\text{ns}$ typ
- ◆ **Guaranteed Low Leakage Currents**
0.5nA max at +25°C
- ◆ **Single-Supply Operation from +1.8V to +5.5V**
- ◆ **Rail-to-Rail Signal Handling**
- ◆ **TTL/CMOS-Logic Compatible**
- ◆ **Crosstalk: -114dB (1MHz)**
- ◆ **Off-Isolation: -67dB (1MHz)**
- ◆ **4mm × 4mm QFN Package**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX4674EEE	-40°C to +85°C	16 QSOP	E16-4
MAX4674EUE	-40°C to +85°C	16 TSSOP	U16-2
MAX4674ESE	-40°C to +85°C	16 Narrow SO	S16-2
MAX4674EGE	-40°C to +85°C	16 QFN-EP*	G1644-1
MAX4674EGP	-40°C to +85°C	20 QFN-EP*	G2044-3

*EP = Exposed pad.

Pin Configuration/Functional Diagram/Truth Table



3V/5V, 4Ω, Wideband Quad 2:1 Analog Multiplexer

ABSOLUTE MAXIMUM RATINGS

V+, A0, $\overline{EN}$ -0.3V to +6V
 COM₋, NO₋, NC₋ (Note 1) -0.3V to (V + 0.3V)
 Continuous Current COM₋, NO₋, NC₋ ±100mA
 Peak Current (COM₋, NO₋, NC₋)
 (pulsed at 1ms, 10% duty cycle) ±300mA
 Continuous Power Dissipation (T_A = +70°C)
 16-Pin QSOP (derate 8.3mW/°C above +70°C) 667mW
 16-Pin TSSOP (derate 6.7mW/°C above +70°C) 533mW

16-Pin Narrow SO (derate 8mW/°C above +70°C) 640mW
 16-Pin QFN (derate 18.5mW/°C above +70°C) 1481mW
 20-Pin QFN (derate 20mW/°C above +70°C) 1600mW
 Operating Temperature Range
 MAX4674E_E -40°C to +85°C
 Die Temperature +150°C
 Storage Temperature Range -65°C to +150°C
 Lead Temperature (soldering, 10s) +300°C

Note 1: Signals on NO₋, NC₋, and COM₋ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +5V Supply

(V+ = +4.5V to +5.5V, V_{IH} = 2.4V, V_{IL} = 0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values at T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG SWITCH						
Analog Signal Range	V _{COM₋} , V _{NO₋} , V _{NC₋}		0		V+	V
On-Resistance	R _{ON}	V+ = 4.5V, I _{COM₋} = 10mA, V _{NO₋} or V _{NC₋} = 0 to V+		2.2	4	Ω
		T _A = +25°C				
		T _A = T _{MIN} to T _{MAX}			5	
On-Resistance Match Between Channels (Notes 4, 5)	ΔR _{ON}	V+ = 4.5V, I _{COM₋} = 10mA, V _{NO₋} or V _{NC₋} = 0 to V+		0.15	0.4	Ω
		T _A = +25°C				
		T _A = T _{MIN} to T _{MAX}			0.5	
On-Resistance Flatness (Note 6)	R _{FLAT (ON)}	V+ = 4.5V, I _{COM₋} = 10mA, V _{NO₋} or V _{NC₋} = 0 to V+		0.5	0.8	Ω
		T _A = +25°C				
		T _A = T _{MIN} to T _{MAX}			1	
NO ₋ , NC ₋ Off-Leakage Current (Note 7)	I _{NO₋(OFF)} , I _{NC₋(OFF)}	V+ = 5.5V; V _{COM₋} = 1V, 4.5V; V _{NO₋} or V _{NC₋} = 4.5V, 1V		-0.5	±0.01 +0.5	nA
		T _A = +25°C				
		T _A = T _{MIN} to T _{MAX}		-1	+1	
COM ₋ Off-Leakage Current (Note 7)	I _{COM₋(OFF)}	V+ = 5.5V; V _{COM₋} = 1V, 4.5V; V _{NO₋} or V _{NC₋} = 4.5V, 1V		-0.5	±0.01 +0.5	nA
		T _A = +25°C				
		T _A = T _{MIN} to T _{MAX}		-1	+1	
COM ₋ On-Leakage Current (Note 7)	I _{COM₋(ON)}	V+ = 5.5V; V _{COM₋} = 1V, 4.5V; V _{NO₋} or V _{NC₋} = 1, 4.5V, or floating		-0.5	±0.01 +0.5	nA
		T _A = +25°C				
		T _A = T _{MIN} to T _{MAX}		-1	+1	
DIGITAL I/O (A0, $\overline{EN}$)						
Input Logic High	V _{IH}		2.4			V
Input Logic Low	V _{IL}				0.8	V
Input Leakage Current	I _{IN}	V _{IN} = 0 or +5.5V	-0.5	±1	+0.5	μA
DYNAMIC						
Turn-On Time (Note 7)	t _{ON}	V _{NO₋} or V _{NC₋} = 3V, R _L = 100Ω, C _L = 35pF, Figure 2		10	18	ns
		T _A = +25°C				
		T _A = T _{MIN} to T _{MAX}			20	

3V/5V, 4Ω, Wideband Quad 2:1 Analog Multiplexer

ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

(V+ = +4.5V to +5.5V, V_{IH} = 2.4V, V_{IL} = 0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values at T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Turn-Off Time (Note 7)	t _{OFF}	V _{NO_} or V _{NC_} = 3V, R _L = 100Ω, C _L = 35pF, Figure 2	T _A = +25°C		4	6	ns
			T _A = T _{MIN} to T _{MAX}			8	
Break-Before-Make (Note 7)	t _{BBM}	V _{NO_} or V _{NC_} = 3V, R _L = 100Ω, C _L = 35pF, Figure 3	T _A = +25°C		5		ns
			T _A = T _{MIN} to T _{MAX}	1			
Charge Injection	Q	V _{GEN} = 4V, R _{GEN} = 0, C _L = 1.0nF, Figure 4			10		pC
Off-Isolation (Note 8)	V _{ISO}	C _L = 5pF, R _L = 100Ω, f = 10MHz, Figure 5	f = 10MHz		-47		dB
			f = 1MHz		-67		
Crosstalk (Note 9)	V _{CT}	C _L = 5pF, R _L = 100Ω, f = 10MHz, Figure 5	f = 10MHz		-68		dB
			f = 1MHz		-114		
Total Harmonic Distortion	THD	R _L = 600Ω, f = 20Hz to 20kHz			0.015		%
NO_, NC_ Off-Capacitance	C _{NO_(OFF)} , C _{NC_(OFF)}	V _{NO_} , V _{NC_} = GND, f = 1MHz, Figure 6			10		pF
COM_ Off-Capacitance	C _{COM_(OFF)}	V _{COM_} = GND, f = 1MHz, Figure 6			20		pF
COM_ On-Capacitance	C _(ON)	V _{COM_} = V _{NO_} , V _{NC_} = GND, f = 1MHz, Figure 6			30		pF
SUPPLY							
Supply Range	V+			1.8		5.5	V
Positive Supply Current	I+	V+ = +5.5V, V _{IN} = 0 or V+			0.001	1.0	μA

ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +2.7V to +3.3V, V_{IH} = 2.0V, V_{IL} = 0.4V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values at T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V _{COM} , V _{NO} , V _{NC_}			0		V+	V
On-Resistance	R _{ON}	V+ = 2.7V, I _{COM_} = 10mA, V _{NO_} or V _{NC_} = 0 to V+	T _A = +25°C	4		6	Ω
			T _A = T _{MIN} to T _{MAX}			8	
On-Resistance Match Between Channels (Notes 4, 5)	ΔR _{ON}	V+ = 2.7V, I _{COM_} = 10mA, V _{NO_} or V _{NC_} = 0 to V+	T _A = +25°C	0.15		0.4	Ω
			T _A = T _{MIN} to T _{MAX}			0.5	
On-Resistance Flatness (Note 6)	R _{FLAT(ON)}	V+ = 2.7V, I _{COM_} = 10mA, V _{NO_} or V _{NC_} = 0 to V+	T _A = +25°C	2		3	Ω
			T _A = T _{MIN} to T _{MAX}			4	
NO_, NC_ Off-Leakage Current (Note 7)	I _{NO_(OFF)} , I _{NC_(OFF)}	V+ = 3.3V; V _{COM_} = 1V, 3V; V _{NO_} or V _{NC_} = 3V, 1V	T _A = +25°C	-0.5	±0.01	+0.5	nA
			T _A = T _{MIN} to T _{MAX}	-1		+1	

3V/5V, 4Ω, Wideband Quad 2:1 Analog Multiplexer

ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

(V+ = +2.7V to +3.3V, V_{IH} = 2.0V, V_{IL} = 0.4V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values at T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
COM_ Off-Leakage Current (Note 7)	I _{COM(OFF)}	V+ = 3.3V; V _{COM_} = 1V, 3V; V _{NO_} or V _{NC_} = 3V, 1V	T _A = +25°C	-0.5	±0.01	+0.5	nA
			T _A = T _{MIN} to T _{MAX}	-1		+1	
COM_ On-Leakage Current (Note 7)	I _{COM(ON)}	V+ = 3.3V; V _{COM_} = 1V, 3V; V _{NO_} or V _{NC_} = 1V, 3V, or floating	T _A = +25°C	-0.5	±0.01	+0.5	nA
			T _A = T _{MIN} to T _{MAX}	-1		+1	
DIGITAL I/O (A0, $\overline{\text{EN}}$)							
Input Logic High	V _{IH}			2.0			V
Input Logic Low	V _{IL}			0.4			V
Input Leakage Current	I _{IN}	V _{IN} = 0 or +5.5V		-0.5	±1	+0.5	μA
DYNAMIC							
Turn-On Time (Note 7)	t _{ON}	V _{NO_} or V _{NC_} = 1.5V, R _L = 100Ω, C _L = 35pF, Figure 2	T _A = +25°C	12	22	ns	
			T _A = T _{MIN} to T _{MAX}		25		
Turn-Off Time (Note 7)	t _{OFF}	V _{NO_} or V _{NC_} = 1.5V, R _L = 100Ω, C _L = 35pF, Figure 2	T _A = +25°C	5	8	ns	
			T _A = T _{MIN} to T _{MAX}		10		
Break-Before-Make (Note 7)	t _{BBM}	V _{NO_} or V _{NC_} = 1.5V, R _L = 100Ω, C _L = 35pF, Figure 3	T _A = +25°C	5		ns	
			T _A = T _{MIN} to T _{MAX}	1			
Charge Injection	Q	V _{GEN} = 2V, R _{GEN} = 0, C _L = 1.0nF, Figure 4		18			pC
Off-Isolation (Note 8)	V _{ISO}	C _L = 5pF, R _L = 100Ω, f = 10MHz, Figure 5	f = 10MHz	-47			dB
			f = 1MHz	-67			
Crosstalk (Note 9)	V _{CT}	C _L = 5pF, R _L = 100Ω, f = 10MHz, Figure 5	f = 10MHz	-68			dB
			f = 1MHz	-114			
NO_, NC_ Off-Capacitance	C _{NO(OFF)} , C _{NC(OFF)}	V _{NO_} or V _{NC_} = GND, f = 1MHz, Figure 6		10			pF
COM_ Off-Capacitance	C _{COM(OFF)}	V _{COM_} = GND, f = 1MHz, Figure 6		20			pF
COM_ On-Capacitance	C _(ON)	V _{COM_} = V _{NO_} , V _{NC_} = GND, f = 1MHz, Figure 6		30			pF
SUPPLY							
Positive Supply Current	I+	V+ = 3.3V, V _{IN} = 0 or V+		0.001 1.0			μA

Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

Note 3: Parts are tested at the maximum hot-rated temperature. Limits across the entire temperature range are guaranteed by design and correlation.

Note 4: $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$.

Note 5: ΔR_{ON} matching specifications for QFN packaged parts are guaranteed by design.

Note 6: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.

Note 7: Guaranteed by design.

Note 8: Off-Isolation = $20\log_{10}(V_{COM}/V_{NO})$, V_{COM} = output, V_{NO} = input to off switch.










Note 9: Between any two switches.

3V/5V, 4Ω, Wideband Quad 2:1 Analog Multiplexer

Typical Operating Characteristics

($V_+ = +5V$, $T_A = +25^\circ C$, unless otherwise noted.)

MAX4674



3V/5V, 4Ω, Wideband Quad 2:1 Analog Multiplexer

Pin Description

PIN			NAME	FUNCTION
QSOP/TSSOP/SO	20 QFN	16 QFN		
1	20	15	A0	Address Input
2	1	16	NC1	Normally Closed Terminal
3	2	1	NO1	Normally Open Terminal
4	3	2	COM1	Analog Switch Common Terminal
5	4	3	NC2	Normally Closed Terminal
6	5	4	NO2	Normally Open Terminal
7	6	5	COM2	Analog Switch Common Terminal
—	7, 9, 17, 19	—	N.C.	No Connection
8	8	6	GND	Ground
9	10	7	COM3	Analog Switch Common Terminal
10	11	8	NO3	Normally Open Terminal
11	12	9	NC3	Normally Closed Terminal
12	13	10	COM4	Analog Switch Common Terminal
13	14	11	NO4	Normally Open Terminal
14	15	12	NC4	Normally Closed Terminal
15	16	13	$\overline{\text{EN}}$	Output Enable, Active Low
16	18	14	V+	Positive Supply Voltage
—	EP	EP	EP	Exposed Pad. Connect to GND.

Detailed Description

The MAX4674 is a low on-resistance (R_{ON}), low-voltage, quad 2:1 analog multiplexer/demultiplexer that operates from a +1.8V to +5.5V single supply. The MAX4674 features very fast switching speed ($t_{ON} = 18\text{ns}$ max, $t_{OFF} = 6\text{ns}$ max) and guaranteed break-before-make switching. Its low R_{ON} allows high continuous currents to be switched in a variety of applications.

Digital Interface

A0 and $\overline{\text{EN}}$ are CMOS digital inputs that meet TTL logic levels when $V+ = 5\text{V}$. Note that A0 and $\overline{\text{EN}}$ can exceed the voltage at V+ to a maximum of +5.5V. This feature allows operation of the MAX4674 from a +3.3V supply while controlling it with 5V CMOS logic signals.

The *Pin Configuration/Functional Diagram/Truth Table* located on the first page of this data sheet details the operation of the MAX4674.

Applications Information

Power-Supply Considerations

Overview

The MAX4674 construction is typical of most CMOS analog switches. It has two supply pins, V+ and GND, used to drive the internal CMOS switches and set the limits of the analog voltage on any switches. Reverse ESD-protection diodes are internally connected between each analog-signal pin and both V+ and GND. If any analog signal exceeds V+ and GND, one of these diodes conducts. During normal operation, these and other reverse-biased ESD diodes leak, forming the only current drawn from VCC or GND.

Virtually all the analog leakage current comes from the ESD diodes. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means

3V/5V, 4Ω, Wideband Quad 2:1 Analog Multiplexer

their leakages will vary as the signal varies. The difference in the two-diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal, which is why both sides of a given switch can show leakage currents of either the same or opposite polarity.

V+ and GND power the internal logic and set the input logic limits. Logic inputs have ESD-protection diodes to ground.

The logic-level thresholds are TTL/CMOS compatible when V+ is +5V. As V+ rises, the threshold increases; as V+ falls, the threshold decreases. For example, when V+ = +3V, the guaranteed minimum logic-high threshold decreases to 2.0V.

Low-Voltage Operation

The MAX4674 operates from a single supply between +1.8V and +5.5V. At room temperature, it actually “works” with a single supply near or below +1.7V; as supply voltage decreases, however, switch on-resistance becomes very high.

Overvoltage Protection

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed rat-

ings can cause permanent damage to the device. Always sequence V+ on first, followed by the logic inputs and analog signals. If power-supply sequencing is not possible, add two small signal diodes (D1, D2) in series with the supply pins for overvoltage protection (Figure 1).

Adding diodes reduces the analog-signal range to one diode drop below V+ and one diode drop above GND, but does not affect the device’s low switch resistance and low leakage characteristics. Device operation is unchanged, and the difference between V+ and GND should not exceed 6V. These protection diodes are not recommended if signal levels must extend to ground.

High-Frequency Performance

In 50Ω systems, signal response is reasonably flat up to 50MHz (see the *Typical Operating Characteristics*). Above 20MHz, the on response has several minor peaks that are highly layout dependent. The problem is not turning the switch on, but turning it off. The off-state switch acts like a capacitor and passes higher frequencies with less attenuation. At 10MHz, off-isolation is about -50dB in 50Ω systems, becoming worse (approximately 20dB per decade) as frequency increases. Higher circuit impedances also degrade off-isolation. Adjacent channel attenuation is about 3dB above that of a bare IC socket and is entirely due to capacitive coupling.

Chip Information

TRANSISTOR COUNT: 478




Figure 1. Overvoltage Protection Using External Blocking Diodes

3V/5V, 4Ω, Wideband Quad 2:1 Analog Multiplexer

Test Circuits/Timing Diagrams




Figure 2. Turn-On and Turn-Off Times




Figure 3. Break-Before-Make Interval




Figure 4. Charge Injection

3V/5V, 4Ω, Wideband Quad 2:1 Analog Multiplexer

Test Circuits/Timing Diagrams (continued)




Figure 5. Off-Isolation, On-Loss, and Crosstalk






Figure 6. Capacitance

3V/5V, 4Ω, Wideband Quad 2:1 Analog Multiplexer

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)




3V/5V, 4Ω, Wideband Quad 2:1 Analog Multiplexer

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


MAX4674



3V/5V, 4Ω, Wideband Quad 2:1 Analog Multiplexer

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



NOTES:

1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM).
2. DIMENSIONING & TOLERANCES CONFORM MUST TO ASME Y14.5M. - 1994.
3. N IS THE NUMBER OF TERMINALS.
N#1 IS THE NUMBER OF TERMINALS IN X-DIRECTION &
N#2 IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
4. DIMENSION B APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
5. THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/LASER MARKED. DETAILS OF PIN #1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN ZONE INDICATED.
6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
7. ALL DIMENSIONS ARE IN MILLIMETERS.
8. PACKAGE WARPAGE MAX 0.05mm.
9. APPLIED FOR EXPOSED PAD AND TERMINALS.
EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
10. MEETS JEDEC M0220; EXCEPT DIMENSION "b".
11. THIS PACKAGE OUTLINE APPLIES TO PUNCHED QFN (STEPPED SIDES).

SYMBOL	COMMON DIMENSIONS			No.
	MIN.	NOM.	MAX.	
A	0.80	0.90	1.00	
A1	0.00	0.01	0.05	
A2	0.00	0.65	0.80	
A3	0.20 REF.			
D	4.00 BSC			
D1	3.75 BSC			
E	4.00 BSC			
E1	3.75 BSC			
Ø	0"	—	12"	
R	0.24	0.42	0.60	


PITCH VARIATION A				PITCH VARIATION B				PITCH VARIATION C				PITCH VARIATION D			
MIN. NOM. MAX.				MIN. NOM. MAX.				MIN. NOM. MAX.				MIN. NOM. MAX.			
0	0.80	BSC		0	0.65	BSC		0	0.50	BSC		0	0.50	BSC	
N	12		3	N	16		3	N	20		3	N	24		3
Id			3	Id			3	Id			3	Id			3
Ne	3		3	Ne	4		3	Ne	5		3	Ne	6		3
0	0.50	0.60	0.75	0	0.50	0.60	0.75	0	0.50	0.60	0.75	0	0.30	0.40	0.50
1	0.28	0.33	0.40	1	0.23	0.28	0.35	1	0.18	0.23	0.30	1	0.18	0.23	0.30
4			4	4			4	4			4	4			4

PKG. CODE	EXPOSED PAD VARIATION					
	D2			E2		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
G1244-2	1.95	2.10	2.25	1.95	2.10	2.25
G1644-1	1.95	2.10	2.25	1.95	2.10	2.25
G2044-3	1.95	2.10	2.25	1.95	2.10	2.25
G2044-4	1.55	1.70	1.85	1.55	1.70	1.85
G2444-1	1.95	2.10	2.25	1.95	2.10	2.25

 DALLAS SEMICONDUCTOR			
PROPRIETARY INFORMATION			
TITLE: PACKAGE OUTLINE 12,16,20,24L QFN, 4x4x0.90 MM			
APPROVAL:	DOCUMENT CONTROL NO. 21-0106	REV. E	2/00

MAX4674

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



1. THE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM).
2. DIMENSIONING & TOLERANCES CONFORM MUST TO ASME Y14.5M. - 1984.
3. N IS THE NUMBER OF TERMINALS.
Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION &
Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
4. DIMENSION B APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
5. THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING IDENTIFICATION OF INK/LASER MARKED. DETAILS OF PIN #1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN ZONE INDICATED.
6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
7. ALL DIMENSIONS ARE IN MILLIMETERS.
8. PACKAGE WARPAGE MAX 0.05mm.
9. APPLIED FOR EXPOSED PAD AND TERMINALS.
EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
10. MEETS JEDEC MO220; ACCEPT DIMENSION "b".
11. THIS PACKAGE OUTLINE ALLOWS TO PUNCHED QFN (STEPPED SIDES).

S E R I E S	COMMON DIMENSIONS			P R O J E C T I O N
	MIN.	NOM.	MAX.	
A	0.80	0.90	1.00	
A1	0.00	0.01	0.05	
A2	0.00	0.65	0.80	
A3		0.20 REF.		
D		4.00 BSC		
D1		3.75 BSC		
E		4.00 BSC		
E1		3.75 BSC		
Ø	0"	-	12"	
R	0.24	0.42	0.60	

PITCH VARIATION A				PITCH VARIATION B				PITCH VARIATION C				PITCH VARIATION D			
MIN. NOM. MAX.				MIN. NOM. MAX.				MIN. NOM. MAX.				MIN. NOM. MAX.			
N	12	3	N	16	3	N	20	3	N	24	3	N	28	3	N
N	3	3	N	4	3	N	5	3	N	6	3	N	7	3	N
N	3	3	N	4	3	N	5	3	N	6	3	N	7	3	N
N	0.50	0.60	0.75	N	0.50	0.60	0.75	N	0.50	0.60	0.75	N	0.50	0.40	0.50
b	0.28	0.33	0.40	b	0.23	0.28	0.35	b	0.18	0.23	0.30	b	0.18	0.23	0.30

PKG. CODE	EXPOSED PAD VARIATION					
	D2			F2		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
G1244-2	1.95	2.10	2.25	1.95	2.10	2.25
G1644-1	1.95	2.10	2.25	1.95	2.10	2.25
G2044-3	1.95	2.10	2.25	1.95	2.10	2.25
G2044-4	1.55	1.70	1.85	1.55	1.70	1.85
G2444-1	1.95	2.10	2.25	1.95	2.10	2.25

 DALLAS SEMICONDUCTOR			
PROPRIETARY INFORMATION			
TITLE: PACKAGE OUTLINE 12,16,20,24L QFN, 4x4x0.90 MM			
APPROVAL:	DOCUMENT CONTROL NO. 21-0106	REV. E	2

Pages changed at Rev 3: 1–7, 10–13

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

13