



General Description

The MAX4888B/MAX4888C dual double-pole/doublethrow (2 x DPDT), high-speed passive switches are ideal for switching two half-lanes of PCI Express® (PCIe) data between two possible destinations. These devices feature a dual digital control input to switch signal paths. The MAX4888C is intended for use in systems where both the input and output are capacitively coupled (e.g., SAS, SATA, XAUI, and PCIe) and provides a 10µA (typ) source current and a $60k\Omega$ (typ) internal biasing resistor to GND at the AOUT_ and BOUT_ pins.

The devices are fully specified to operate from a single +3.3V (typ) power supply. Both devices are available in an industry-standard 3.5mm x 5.5mm, 28-pin TQFN package. They operate over the -40°C to +85°C extended temperature range.

Applications

Desktop PCs Notebook PCs Servers

Features


- ♦ Single +3.3V Power-Supply Voltage
- ◆ Supports PCle Gen I, Gen II, and Gen III Data
- ◆ Supports Up To and Including 6.0Gbps SAS/SATA **Signals**
- Supports Other High-Speed Interfaces (e.g., XAUI)
- Superior Bandwidth Return Loss
- ◆ Small, 3.5mm x 5.5mm, 28-Pin TQFN Package

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE		
MAX4888BETI+	-40°C to +85°C	28 TQFN-EP*		
MAX4888CETI+	-40°C to +85°C	28 TQFN-EP*		

+Denotes a lead(Pb)-free/RoHS-compliant package.

Typical Operating Circuit



PCI Express is a registered trademark of PCI-SIG Corp.

/U/IXI/U

^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND, unless otherwise noted.) VCC0.3V to +4V
SEL, SELB, AIN+, AIN-, BIN+, BIN-, AOUTA+,
AOUTA-, AOUTB+, AOUTB-, BOUTA+,
BOUTA-, BOUTB+, BOUTB- (Note 1)0.3V to (VCC + 0.3V)
Continuous Current (AIN_ to AOUTA_/AOUTB_,
BIN_ to BOUTA_/BOUTB_)±15mA
Peak Current (AIN_ to AOUTA_/AOUTB_,
BIN_ to BOUTA_/BOUTB_)
(pulsed at 1ms, 10% duty cycle)±70mA

Continuous Current (SEL, SELB) Peak Current (SEL, SELB)	±10mA
(pulsed at 1ms, 10% duty cycle)	±10mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
TQFN (derate 28.6mW/°C above +70°C)	2286mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	

Note 1: Signals on SEL, SELB, AIN_, BIN_, AOUTA_, AOUTB_, BOUTA_, and BOUTB_ exceeding VCC or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

PACKAGE THERMAL CHARACTERISTICS (Note 2)

TQFN

Junction-to-Ambient Thermal Resistance (θJA)35°C/W Junction-to-Case Thermal Resistance (θJC)2°C/W

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 3.3V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$ (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC PERFORMANCE						
Analog-Signal Range	VINPUT	AIN_, BIN_, AOUTA_, BOUTA_, AOUTB_, BOUTB_	-0.3		V _C C - 1.8	V
On-Resistance	Ron	V _{CC} = +3.0V, I _{AIN} = I _{BIN} = 15mA, V _{OUTA} = V _{OUTB} = 0V, 1.2V		6.4	8.4	Ω
On-Resistance Match Between Channels	ΔRon	V _{CC} = +3.0V, I _{AIN} = I _{BIN} = 15mA, V _{OUTA} = V _{OUTB} = 0V (Note 4)		0.2	1.5	Ω
On-Resistance Flatness	RFLAT(ON)	V _{CC} = +3.0V, I _{AIN} = I _{BIN} = 15mA, V _{OUTA} = V _{OUTB} = 0V, 1.2V (Note 5)		0.3	1	Ω
OUTA or _OUTB_ Off-Leakage Current	I_OUTA_(OFF), I_OUTB_(OFF)	V _{CC} = +3.6V, V _{AIN} = V _{BIN} = 0V, 1.2V; V _{OUTA} or V _{OUTB} = 1.2V, 0V (MAX488B)	-1		+1	μΑ
AIN_, BIN_ On-Leakage Current	IAIN_(ON), IBIN_(ON)	VCC = +3.6V , VAIN_ = VBIN_ = 0V, 1.2V; V_OUTA_ or V_OUTB_ = VAIN_ = VBIN_ or unconnected (MAX4888B)	-1		+1	μΑ
Output Short-Circuit Current		All other ports are unconnected (MAX4888C)	5		15	μΑ
Output Open-Circuit Voltage		All other ports are unconnected (MAX4888C)	0.2	0.6	0.9	V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 3.3V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$ (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
AC PERFORMANCE							
Switch Turn-On Time	tON_SEL	$Z_S = Z_L = 50\Omega$		65		ns	
Switch Turn-Off Time	tOFF_SEL	$Z_S = Z_L = 50\Omega$, Figure 1, measured at 500MHz		7		ns	
Propagation Delay	tPD	$Z_S = Z_L = 50\Omega$, Figure 2, measured at 500MHz		43		ps	
Output Skew Between Pairs	tsK1	$Z_S = Z_L = 50\Omega$, Figure 2, measured at 500MHz		8		ps	
Output Skew Between Same Pair	tSK2	$Z_S = Z_L = 50\Omega$, Figure2		10		ps	
		0Hz < f ≤ 2.8GHz	-14				
Differential Deturn Leas (Note 6)	20011	2.8GHz < f ≤ 5.0GHz	-8			dB	
Differential Return Loss (Note 6)	S _{DD11}	5.0GHz < f ≤ 8.0GHz	-5				
		f > 8.0GHz	-1			1	
Differential Insertion Loss	SDD21	Table 1				dB	
Bandwidth	S _{DD12} /S _{DD21}			8		GHz	
	SDDCTK	0Hz < f ≤ 2.5GHz		-30		- dB	
Differential Crosstalk (Note 6)		2.5GHz < f ≤ 5.0GHz		-25			
Differential Crosstalk (Note 0)		5.0GHz < f ≤ 8.0GHz		-35			
		f > 8.0GHz		-35			
		$0Hz < f \le 2.5GHz$		-15		dB	
Differential Off Indiction (Note 6)	SDD21_OFF	2.5GHz < f ≤ 5.0GHz		-12			
Differential Off-Isolation (Note 6)		5.0GHz < f ≤ 8.0GHz		-12			
		f > 8.0GHz		-12			
CONTROL INPUT							
Input Logic-High	VIH		1.4			V	
Input Logic-Low	VIL				0.6	V	
Input Logic Hysteresis	VHYST			130		mV	
POWER SUPPLY							
Power-Supply Range	Vcc		3.0		3.6	V	
V _{CC} Supply Current	Icc				1	mA	

Note 3: All units are 100% production tested at T_A = +85°C. Limits over the operating temperature range are guaranteed by design and characterization and are not production tested.

Note 4: $\Delta RON = RON(MAX) - RON(MIN)$.

Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog-signal range.

Note 6: Guaranteed by design; not production tested.

Test Circuits/Timing Diagrams




Figure 1. Switching Time

Table 1. Insertion Loss Mask

FREQUENCY RANGE (GHz)	MAXIMUM INSERTION LOSS (dB)
0 to 2.5 1/3 x f _{GHZ} + 17/30	
2.5 to 5	2/5 x fGHZ - 2/5
5 to 8	18/5 x f _{GHZ} - 4/15
Greater than 8	2 x fgHz - 12

Test Circuits/Timing Diagrams (continued)






Figure 2. Propagation Delay and Output Skew

Typical Operating Characteristics

(V_{CC} = 3.3V, T_A = +25°C, unless otherwise noted.)




Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1, 10, 11, 13, 16, 20, 23, 26, 28	GND	Ground
2	AIN+	Analog Switch 1, Common Positive Terminal
3	AIN-	Analog Switch 1, Common Negative Terminal
4	AOUTB+	Analog Switch 1, Normally Open Positive Terminal
5	AOUTB-	Analog Switch 1, Normally Open Negative Terminal
6	BIN+	Analog Switch 2, Common Positive Terminal
7	BIN-	Analog Switch 2, Common Negative Terminal
8	BOUTB+	Analog Switch 2, Normally Open Positive Terminal
9	BOUTB-	Analog Switch 2, Normally Open Negative Terminal
12, 14, 19, 25, 27	Vcc	Positive Supply-Voltage Input. Connect V _{CC} to a 3.0V to 3.6V supply voltage. Bypass V _{CC} to GND with a 0.1µF ceramic capacitor placed as close as possible to the device. See the <i>Board Layout</i> section.
15	SELB	Control Signal Input. SELB has a $70k\Omega$ (typ) pullup resistor to V _{CC} . If SELB is not in use, leave unconnected.
17	BOUTA-	Analog Switch 2, Normally Closed Negative Terminal
18	BOUTA+	Analog Switch 2, Normally Closed Positive Terminal
21	AOUTA-	Analog Switch 1, Normally Closed Negative Terminal
22	AOUTA+	Analog Switch 1, Normally Closed Positive Terminal
24	SEL	Control Signal Input. SEL has a $70k\Omega$ (typ) pulldown resistor to GND.
_	EP	Exposed Pad. Connect EP to GND.

Functional Diagram/Truth Table



Detailed Description

The MAX488B high-speed passive switch routes high-speed differential signals such as PCIe, SAS, SATA, and XAUI from one source to two possible destinations or vice versa. The MAX488B is ideal for routing PCIe signals to change the system configuration. The MAX4888C features a 10µA (typ) source current and a 60k Ω (typ) internal biasing resistor to GND at the AOUTA_, BOUTA_, AOUTB_, and BOUTB_ terminals. The MAX488C is ideal for circuits that are capacitively coupled at both the output and input. These devices are protocol independent and can be used to switch two different protocol signals over the same physical lane. They feature dual digital control inputs (SEL, SELB) to switch signal paths. SEL has a $70k\Omega$ (typ) pulldown resistor to GND and SELB has a $70k\Omega$ (typ) pullup resistor to Vcc.

These devices are fully specified to operate from a single 3.0V to 3.6V power supply.

Digital Control Input (SEL, SELB)

The devices provide dual digital control inputs (SEL, SELB) to select the signal path between the AIN_, BIN_ and AOUTA_, BOUTA_ or AOUTB_, BOUTB_ channels. In most cases SEL is chosen and SELB is unconnected. The truth table for the devices is depicted in the Functional Diagram/Truth Table. SEL has a $70\text{k}\Omega$ (typ) pulldown resistor to GND and SELB has a $70\text{k}\Omega$ (typ) pullup resistor to VCC.

Analog-Signal Levels

The devices accept signals from -0.3V to (VCC - 1.8V). Signals on the AIN+ and BIN+ channels are routed to either the AOUTA+, BOUTA+ or AOUTB+, BOUTB+ channels. Signals on the AIN- and BIN- channels are routed to either the AOUTA-, BOUTA- or AOUTB-, BOUTB-channels. The devices are bidirectional switches, allowing AIN_, BIN_ and AOUTA_, BOUTA_, AOUTB_, and BOUTB_ to be used as either inputs or outputs.

_Applications Information

High-Speed Switching

The devices' primary applications are aimed at sharing resources. For example, a single lane of PCIe or SAS can be shared between a single host and two devices. This could be used for redundancy or to share resources such as a physical lane or route a lane between one host and two devices or two hosts and one device.

Board Layout

High-speed switches require proper layout and design procedures for optimum performance. Keep controlled impedance PCB traces as short as possible or follow impedance layouts per the PCIe specification. Ensure that power-supply bypass capacitors are placed as close as possible to the device. Multiple bypass capacitors are recommended. Connect all grounds and the exposed pad to a large ground plane.

Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
28 TQFN-EP	T283555+1	21-0184	

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/10	Initial release	_

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.