General Description

The MAX5406 stereo audio processor provides a complete audio solution with volume, balance, bass, and treble controls. It features dual 32-tap logarithmic potentiometers for volume control, dual potentiometers for balance control, and linear digital potentiometers for tone control. A simple debounced pushbutton interface controls all functions. The MAX5406 advances the wiper setting once per button push. Maxim's proprietary SmartWiper™ control eliminates the need for a microcontroller (µC) to increase the wiper transition rate. Holding the control input low for more than 1s advances the wiper at a rate of 4Hz for 4s and 16Hz thereafter. An integrated click/pop suppression feature eliminates the audible noise generated by the wiper's movements.

The MAX5406 provides a subwoofer output that internally combines the left and right channels. An external filter capacitor allows for a customized cut-off frequency for the subwoofer output. A bass-boost mode enhances the low-frequency response of the left and right channels. An integrated bias amplifier generates the required $(V_{DD} + V_{SS})/2$ bias voltage, eliminating the need for external op amps for unipolar operation.

The MAX5406 also features ambience control to enhance the separation of the left- and right-channel outputs for headphones and desktop speakers systems, and a pseudostereo feature that approximates stereo sound from a monophonic signal.

The MAX5406 is available in a 7mm x 7mm, 48-pin TQFN package and in a 48-pin TSSOP package and is specified over the extended (-40°C to +85°C) temperature range.

Applications

- Desktop Speakers
- Portable Audio
- PDAs or MP3 Player Docking Stations
- Karaoke Machines
- Flat-Screen TVs

Features

- Audio Processor Including All Op Amps and Pots for Volume, Balance, Mute, Bass, Treble, Ambience, Pseudostereo, and Subwoofer
- 32-Tap Volume Control (2dB Steps)
- Small, 7mm x 7mm, 48-Pin TQFN and 48-Pin TSSOP Packages
- Single +2.7V to +5.5V or Dual ±2.7V Supply Operation
- Clickless Switching and Control
- Mute Function to < -90dB (typ)
- Channel Isolation > -70dB (typ)
- Two Sets of Single-Ended or Differential Stereo Inputs Can Be Used for Summing/Mixing
- Debounced Pushbutton Interface Works with Momentary Contact Switches or Microprocessors (µPs)
- Low 0.2µA (typ) Shutdown Supply Current
- Shutdown Stores All Control Settings
- 0.02% (typ) THD into 10kΩ Load, 25µV$_{RMS}$ (typ) Output Noise
- Internally Generated 1/2 Full-Scale Bias Voltage for Single-Ended Applications
- Power-On Volume Setting to -20dB
- Internal Passive RF Filters for Analog Inputs Prevent High Frequencies from Reaching the Speakers

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX5406EUM	-40°C to +85°C	48 TSSOP	U48-1
MAX5406ETM*	-40°C to +85°C	48 TQFN	T4877-6

Future product—contact factory for availability.

Pin Configurations appear at end of data sheet.

SmartWiper is a trademark of Maxim Integrated Products, Inc.

maxim integrated™

Absolute Maximum Ratings

L1_H, L1_L, L2_H, L2_L
  to V_{SS} .... -0.3V to the lower of (V_{DD} + 0.3V) or +6V
R1_H, R1_L, R2_H, R2_L
  to V_{SS} .... -0.3V to the lower of (V_{DD} + 0.3V) or +6V
$\overline{AMB}$, $\overline{BALL}$, $\overline{BALR}$, $\overline{VOLUP}$, $\overline{VOLDN}$, $\overline{MUTE}$, $\overline{SHDN}$, $\overline{BASSDN}$,
  $\overline{BASSUP}$, $\overline{TREBDN}$, $\overline{TREBUP}$
  to DGND .... -0.3V to the lower of (V_{LOGIC} + 0.3V) or +6V
CTL_, CTR_, CBL_, CBR_, CLS_, CRS_, CSUB, CBIAS,
  CMSNS, AMBLI, AMBRI, BIAS
  to V_{SS} .... -0.3V to the lower of (V_{DD} + 0.3V) or +6V
LOUT, ROUT, SUBOUT, LMR,
  LPR to V_{SS} .... -0.3V to the lower of (V_{DD} + 0.3V) or +6V

V_{DD} to V_{SS} .... -0.3V to +6V
V_{DD} to V_{LOGIC} .... ±6V
V_{LOGIC} to DGND .... -0.3V to +6V
DGND to V_{SS} .... -0.3V to +6V
LOUT, ROUT, SUBOUT Short Circuited to V_{SS} ...... Continuous
Continuous Power Dissipation (T_A = +70°C)
  48-Pin TQFN (derate 27.8mW/°C above +70°C) 2222mW
  48-Pin TSSOP (derate 16mW/°C above +70°C) 1282mW
Operating Temperature Range .... -40°C to +85°C
Junction Temperature .... +150°C
Storage Temperature Range .... -60°C to +150°C
Lead Temperature (soldering, 10s) .... +300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

(V_{DD} = V_{LOGIC} = +5.0V, V_{SS} = 0, V_{BIAS} = V_{CMSNS} = $V_{DD}/2$, DGND = 0, ambience disabled, V_{AMBLI} = V_{AMBRI} = V_{BIAS}, V_{R1_L} = V_{L1_L} = V_{R2_L} = V_{L2_L} = external V_{BIAS}, C_{CSUB} = 0.15µF, C_{CLS} = C_{CRS} = 1µF, C_{CBL} = C_{CBR} = 3.3nF, C_{CTL} = C_{CTR} = 4.7nF, C_{BIAS} = 0.1µF, C_{CBIAS} = 50µF (see the *Typical Application Circuit*), T_A = T_{MIN} to T_{MAX} unless otherwise specified. Typical values are at T_A = +25°C). (Note1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Signal-Inputs Input Resistance	R_{IN}	With respect to V_{BIAS}	R_{INH}	8	10		kΩ
			R_{INL}	16	20		
Signal-Inputs Input Capacitance	C_{IN}	With respect to V_{BIAS}			5		pF
RF Rejection		2MHz to 2.4GHz two-tone test, 2/2.01MHz input to 10kHz out			20		dBc
Differential Input Voltage Range	V_{IN}	V_{DD} = +5V, V_{SS} = 0, V_{CM} = V_{BIAS}, gain error ≤ -0.5dB		-4		+4	V
		V_{DD} = +2.7V, V_{SS} = -2.7V, V_{CM} = V_{BIAS}, gain error ≤ -0.5dB		-4.5		+4.5	
Common-Mode Input Voltage Range	V_{CM}	V_{DD} = +5V, V_{SS} = 0, V_{BIAS} = $V_{DD}/2$, V_{DIFF} = 100mV		V_{SS} + 0.5V		V_{DD} - 0.5V	V
		V_{DD} = +2.7V, V_{SS} = -2.7V, V_{BIAS} = 0, V_{DIFF} = 100mV					
Bias Voltage	V_{BIAS}	Internally generated (V_{CMSNS} = V_{SS})			(V_{DD} + V_{SS})/2		V
Bias-Voltage Input Current		L_ _H = R_ _H = V_{BIAS}, L_ _L = R_ _L = open, V_{CMSNS} = V_{DD}			1		mA
AUDIO PROCESSING FUNCTIONS							
Maximum Balance Difference		(Note 2)		10	12	14	dB
Minimum Balance Difference		(Note 2)			0		dB
Balance Resolution		(Note 2)			2		dB
Maximum Volume Attenuation		(Note 2)		-63	-62	-59	dB
Minimum Volume Attenuation		(Note 2)		-0.5	0	+0.5	dB
Volume Resolution		(Note 2)			2		dB
Volume-Control Steps		(Note 2)			32		steps

Electrical Characteristics (continued)

(V_{DD} = V_{LOGIC} = +5.0V, V_{SS} = 0, V_{BIAS} = V_{CMSNS} = V_{DD}/2, DGND = 0, ambience disabled, V_{AMBLI} = V_{AMBRI} = V_{BIAS}, V_{R1_L} = V_{L1_L} = V_{R2_L} = V_{L2_L} = external V_{BIAS}, C_{CSUB} = 0.15µF, C_{CLS} = C_{CRS} = 1µF, C_{CBL} = C_{CBR} = 3.3nF, C_{CTL} = C_{CTR} = 4.7nF, C_{BIAS} = 0.1µF, C_{CBIAS} = 50µF (see the *Typical Application Circuit*), T_A = T_{MIN} to T_{MAX} unless otherwise specified. Typical values are at T_A = +25°C). (Note1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Gain Matching of Input 1 to Input 2 of Each Channel		Volume = 0dB (Note 2)	-0.1		+0.1	dB
Gain Matching of Left to Right Channel		Volume = 0dB (Note 2)	-0.1		+0.1	dB
Bass-Boost Range		f_{BASS} = 1kHz, treble = 0dB, $C_{CB\_}$ = open, $C_{CT\_}$ = open (Note 3)	10	14		dB
Bass-Cut Range		f_{BASS} = 1kHz, treble = 0dB, $C_{CB\_}$ = open, $C_{CT\_}$ = open (Note 3)	10	14		dB
Treble-Boost Range		f_{TREBLE} = 1kHz, bass = 0dB, $C_{CB\_}$ = open, $C_{CT\_}$ = short (Note 3)	10	15		dB
Treble-Cut Range		f_{TREBLE} = 1kHz, bass = 0dB, $C_{CB\_}$ = open, $C_{CT\_}$ = short (Note 3)	10	15		dB
Bass-Boost/-Cut Steps		Max boost to max cut		21		steps
Treble-Boost/-Cut Steps		Max boost to max cut		21		steps
Bass End-to-End Resistance	R_{BPOT}			116		kΩ
Treble End-to-End Resistance	R_{TPOT}			17		kΩ
Bass Series Resistance	R_B			40		kΩ
Treble Series Resistance	R_T			3.5		kΩ
Mute Attenuation				-90		dB
AC PERFORMANCE (V_{IN} = 1V_{P-P}, R_L = 10kΩ, V_{DD} = +2.7V, V_{SS} = -2.7V, volume = 0dB, treble = bass = 0dB)						
Total Harmonic Distortion Plus Noise	THD+N	(Notes 4, 5)		0.02	0.05	%
Interchannel Crosstalk		L to R or R to L		-70		dB
ROUT/LOUT OUTPUTS						
Maximum Load Capacitance	C_{LOAD}			100		pF
Output-Voltage Swing	V_{OUTP-P}	R_L = 10kΩ, V_{DD} = +2.7V, V_{SS} = -2.7V	-2.3		+2.3	V
Output Offset Voltage	V_{OOS}	V_{DD} = +2.7V, V_{SS} = -2.7V, volume = 0dB, R_L = 10kΩ, inputs = V_{BIAS}	-30	0	+30	mV
Short-Circuit Output Current	I_{SC}	Shorted to V_{SS}		15		mA
Output Resistance	$R_{\_OUT}$	I_{LOAD} = 100µA to 500µA			10	Ω

Electrical Characteristics (continued)

(V_{DD} = V_{LOGIC} = +5.0V, V_{SS} = 0, V_{BIAS} = V_{CMSNS} = V_{DD}/2, DGND = 0, ambience disabled, V_{AMBLI} = V_{AMBRI} = V_{BIAS}, V_{R1_L} = V_{L1_L} = V_{R2_L} = V_{L2_L} = external V_{BIAS}, C_{CSUB} = 0.15µF, C_{CLS} = C_{CRS} = 1µF, C_{CBL} = C_{CBR} = 3.3nF, C_{CTL} = C_{CTR} = 4.7nF, C_{BIAS} = 0.1µF, C_{CBIAS} = 50µF (see the *Typical Application Circuit*), T_A = T_{MIN} to T_{MAX} unless otherwise specified. Typical values are at T_A = +25°C). (Note1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Noise	e_n	f_{BW} = 20Hz to 20kHz, V_{IN} = V_{BIAS}, mute on, noise measured at LOUT and ROUT (Notes 2, 4, 5)		3.5	9.5	µV$_{RMS}$
		f_{BW} = 20Hz to 20kHz, V_{IN} = V_{BIAS}, mute off, volume = 0dB, noise measured at LOUT and ROUT (Notes 2, 4, 5)		25	35	
Power-Supply Rejection Ratio	PSRR	100mV$_{P-P}$ at 217Hz on V_{DD}		-70		dB
		100mV$_{P-P}$ at 1kHz on V_{DD}		-65		
SUBWOOFER OUTPUT						
Gain		(V_{L1_H} - V_{L1_L}) to (V_{SUBOUT} - V_{BIAS}), volume = 0dB (Note 2)		-6		dB
Highpass Filter Cutoff Frequency		Volume = 0dB		15		Hz
Internal Highpass Cutoff Resistance	R_S	Figure 12		13.8		kΩ
Lowpass Filter Cutoff Frequency		Volume = 0dB		100		Hz
Internal Lowpass Cutoff Resistance	R_{SUB}	Figure 12		10.6		kΩ
Maximum Load Capacitance	$C_{SUBLOAD}$			100		pF
Output-Voltage Swing	$V_{SUBOUTP-P}$	R_L = 10kΩ, V_{DD} = +2.7V, V_{SS} = -2.7V	-2.3		+2.3	V
Output Offset Voltage	V_{SUBOOS}	V_{DD} = +2.7V, V_{SS} = -2.7V, volume = 0dB, R_L = 10kΩ	-15	0	+15	mV
Short-Circuit Output Current	I_{SUBSC}	Shorted to V_{SS}		12		mA
Output Resistance	R_{SUBOUT}	I_{LOAD} = 100µA to 500µA			10	Ω
Output Noise	e_n	f_{BW} = 20Hz to 20kHz, V_{IN} = V_{BIAS}, mute on, noise measured at SUBOUT (Notes 2, 4, 5)		9	11	µV$_{RMS}$
		f_{BW} = 20Hz to 20kHz, V_{IN} = V_{BIAS}, volume = 0dB, mute off, noise measured at SUBOUT (Notes 2, 4, 5)		25	35	
Power-Supply Rejection Ratio	PSRR	100mV$_{P-P}$ at 217Hz on V_{DD}		-70		dB
		100mV$_{P-P}$ at 1kHz on V_{DD}		-65		
PUSHBUTTON CONTACT INPUTS ($\overline{MUTE}$, $\overline{AMB}$, $\overline{VOLUP}$, $\overline{VOLDN}$, $\overline{BALL}$, $\overline{BALR}$, $\overline{BASSUP}$, $\overline{BASSDN}$, $\overline{TREBUP}$, $\overline{TREBDN}$)						
Internal Pullup Resistor	R_{PU}			50		kΩ
Single-Pulse Input Low Time	t_{LPW}	Figures 2a, 11a, 11b	30			ms
Repetitive Input Pulse Separation Time	t_{HPW}	Figure 2b, 11a, 11b	40			ms
First Autoincrement Point	t_{A1}	Figure 3		1		s
First Autoincrement Rate	f_{A1}	Figure 3		4		Hz
Second Autoincrement Point	t_{A2}	Figure 3		4		s
Second Autoincrement Rate	f_{A2}	Figure 3		16		Hz

Electrical Characteristics (continued)

(V_{DD} = V_{LOGIC} = +5.0V, V_{SS} = 0, V_{BIAS} = V_{CMSNS} = V_{DD}/2, DGND = 0, ambience disabled, V_{AMBLI} = V_{AMBRI} = V_{BIAS}, V_{R1_L} = V_{L1_L} = V_{R2_L} = V_{L2_L} = external V_{BIAS}, C_{CSUB} = 0.15µF, C_{CLS} = C_{CRS} = 1µF, C_{CBL} = C_{CBR} = 3.3nF, C_{CTL} = C_{CTR} = 4.7nF, C_{BIAS} = 0.1µF, C_{CBIAS} = 50µF (see the *Typical Application Circuit*), T_A = T_{MIN} to T_{MAX} unless otherwise specified. Typical values are at T_A = +25°C). (Note1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS (V_{LOGIC} > 3.6V) ($\overline{MUTE}$, $\overline{AMB}$, $\overline{VOLUP}$, $\overline{VOLDN}$, $\overline{BALL}$, $\overline{BALR}$, $\overline{BASSUP}$, $\overline{BASSDN}$, $\overline{TREBUP}$, $\overline{TREBDN}$)						
Input-Voltage High	V_{IH}		2.4			V
Input-Voltage Low	V_{IL}				0.8	V
$\overline{SHDN}$ Input-Voltage High	V_{IHSHDN}		3.4			V
$\overline{SHDN}$ Input-Voltage Low	V_{ILSHDN}				0.8	V
Input Leakage Current					±5	µA
Input Capacitance				5		pF
DIGITAL INPUTS (V_{LOGIC} ≤ 3.6V) ($\overline{MUTE}$, $\overline{AMB}$, $\overline{VOLUP}$, $\overline{VOLDN}$, $\overline{BALL}$, $\overline{BALR}$, $\overline{BASSUP}$, $\overline{BASSDN}$, $\overline{TREBUP}$, $\overline{TREBDN}$)						
Input-Voltage High	V_{IH}		2			V
Input-Voltage Low	V_{IL}				0.6	V
$\overline{SHDN}$ Input-Voltage High	V_{IHSHDN}		2			V
$\overline{SHDN}$ Input-Voltage Low	V_{ILSHDN}				0.6	V
Input Leakage Current					±5	µA
Input Capacitance				5		pF
TIMING CHARACTERISTICS						
Wiper Settling Time	t_{WS}	Click/pop suppression inactive, Figures 2a, 11a, 11b		45		ms
POWER SUPPLIES (V_{CMSNS} = V_{SS}, internal bias enabled)						
Supply-Voltage Difference	V_{DD} - V_{SS}				+5.5	V
Positive Analog Supply Voltage	V_{DD}		+2.7		+5.5	V
Negative Analog Supply Voltage	V_{SS}		-2.7		0	V
Dual-Supply Positive Supply Voltage	V_{DD}	V_{SS} = -2.7V	0		+2.7	V
Active Positive Supply Current	I_{DD}	No signal, all logic inputs pulled high to V_{LOGIC} or unconnected, $\overline{SHDN}$ = V_{LOGIC}, R_L = 10kΩ (Note 6)		10	13	mA
Active Negative Supply Current (Note 6)	I_{SS}	No signal, all logic inputs connected to DGND or V_{LOGIC}, V_{DD} = +5V, V_{SS} = 0	-13	-10		mA
		No signal, all logic inputs connected to DGND or V_{LOGIC}, V_{DD} = +2.7V, V_{SS} = -2.7V	-13	-10		
Shutdown Supply Current (Note 6)	I_{SHDN}	No signal, V_{DD} = 5V, V_{SS} = 0, all logic inputs connected to DGND or V_{LOGIC}, $\overline{SHDN}$ = DGND		0.2		µA
		No signal, V_{DD} = +2.7V, V_{SS} = -2.7V, all logic at DGND or V_{LOGIC}, $\overline{SHDN}$ = DGND I_{DD}		0.2		
		I_{SS}		50		

Electrical Characteristics (continued)

(V_{DD} = V_{LOGIC} = +5.0V, V_{SS} = 0, V_{BIAS} = V_{CMSNS} = V_{DD}/2, DGND = 0, ambience disabled, V_{AMBLI} = V_{AMBRI} = V_{BIAS}, V_{R1_L} = V_{L1_L} = V_{R2_L} = V_{L2_L} = external V_{BIAS}, C_{CSUB} = 0.15µF, C_{CLS} = C_{CRS} = 1µF, C_{CBL} = C_{CBR} = 3.3nF, C_{CTL} = C_{CTR} = 4.7nF, C_{BIAS} = 0.1µF, C_{CBIAS} = 50µF (see the *Typical Application Circuit*), T_A = T_{MIN} to T_{MAX} unless otherwise specified. Typical values are at T_A = +25°C). (Note1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Power-Up Time	t_{PU}	Power first applied, _OUT = -20dB		1		ms
Wake-Up Time	t_{WU}	From shutdown (Note 7)		1		ms
Logic Supply Voltage	V_{LOGIC}	DGND = 0, V_{LOGIC} ≤ V_{DD}	+2.7		V_{DD}	V
Logic Active Supply Current	I_{LOGIC}	No signal, one button pressed, remaining logic inputs connected to V_{LOGIC} or unconnected			150	µA
Logic Shutdown Supply Current		No signal, all logic inputs connected to V_{LOGIC} or unconnected, $\overline{SHDN}$ = DGND (Note 6)		02	2	µA

Note 1: All devices 100% production tested at T_A = +85°C. Limits over the operating temperature range are guaranteed by design.
Note 2: Treble = bass = 0dB. $C_{CB\_}$ = open, $C_{CT\_}$ = short, left input signal = right input signal = +2V.
Note 3: See Tables 3 and 4 and Figure 7. V_{DD} = +2.7V, V_{SS} = -2.7V.
Note 4: Guaranteed by design.
Note 5: Measured with A-weighted filter.
Note 6: Supply current measured while attenuator position is fixed.
Note 7: Set _OUT = 0dB and shutdown device $\overline{SHDN}$ = 0. t_{WU} is the time required for _OUT to reach 0dB after $\overline{SHDN}$ goes high.

Typical Operating Characteristics

(T_A = +25°C, unless otherwise noted.)

Typical Operating Characteristics (continued)

(T_A = +25°C, unless otherwise noted.)

BAXANDALL CURVE

V_{DD} = V_{LOGIC} = 2.7V, V_{SS} = -2.7V
V_{IN} = 0.5V_{P-P}
BASS = TREBLE

$C_{CB\_}$ = 10nF
$C_{CT\_}$ = 2.2nF

BAXANDALL CURVE

$C_{CB\_}$ = 10nF
$C_{CT\_}$ = 2.2nF
V_{DD} = V_{LOGIC} = 5V, V_{SS} = 0
BASS = 0dB

BAXANDALL CURVE

$C_{CB\_}$ = 10nF
$C_{CT\_}$ = 2.2nF
V_{DD} = V_{LOGIC} = 2.7V, V_{SS} = -2.7V
V_{IN} = 0.5V_{P-P}
BASS = 0dB

BAXANDALL CURVE

$C_{CB\_}$ = 10nF
$C_{CT\_}$ = 2.2nF
V_{DD} = V_{LOGIC} = 5V, V_{SS} = 0
TREBLE = 0dB

BAXANDALL CURVE

$C_{CB\_}$ = 10nF
$C_{CT\_}$ = 2.2nF
V_{DD} = V_{LOGIC} = 2.7V,
V_{SS} = -2.7V, V_{IN} = 0.5V_{P-P}
TREBLE = 0dB

SINGLE-SUPPLY SUBOUT FREQUENCY RESPONSE

DUAL INPUTS

DUAL-SUPPLIES SUBOUT FREQUENCY RESPONSE

DUAL INPUTS

V_{DD} = V_{LOGIC} = 2.7V, V_{SS} = -2.7V
$\overline{VOLUP}$ = 0dB

LOUT FREQUENCY RESPONSE

V_{DD} = V_{LOGIC} = 5V, V_{SS} = 0
$\overline{VOLUP}$ = 0dB

DUAL-SUPPLIES LOUT FREQUENCY RESPONSE

V_{DD} = V_{LOGIC} = 2.7V, V_{SS} = -2.7V
$\overline{VOLUP}$ = 0dB

Typical Operating Characteristics (continued)

(T_A = +25°C, unless otherwise noted.)

ROUT FREQUENCY RESPONSE

$V_{DD} = V_{LOGIC} = 5V, V_{SS} = 0$
$\overline{VOLUP} = 0dB$

DUAL-SUPPLIES ROUT FREQUENCY RESPONSE

$V_{DD} = V_{LOGIC} = 2.7V, V_{SS} = -2.7V$
$\overline{VOLUP} = 0dB$

PSRR vs. FREQUENCY

$V_{DD} = V_{LOGIC} = 5V, V_{SS} = 0$
$100mV_{P-P}$ ON V_{DD}

PSRR vs. FREQUENCY

$V_{DD} = V_{LOGIC} = 2.7V, V_{SS} = -2.7V$
$100mV_{P-P}$ ON POSITIVE SUPPLY

PSRR vs. FREQUENCY

$V_{DD} = V_{LOGIC} = 2.7V, V_{SS} = -2.7V$
$100mV_{P-P}$ ON NEGATIVE SUPPLY

OUTPUT SWING vs. SUPPLY VOLTAGE

SINGLE-SUPPLY OPERATION
$V_{DD} = V_{LOGIC}$, THD = 0.02% AT 1kHz

OUTPUT SWING vs. SUPPLY VOLTAGE

DUAL-SUPPLY OPERATION
$V_{LOGIC} = V_{DD}$, THD = 0.02% AT 1kHz

TOTAL SUPPLY CURRENT vs. TEMPERATURE ($I_{DD} + I_{LOGIC}$)

$V_{DD} = V_{LOGIC} = 5V, V_{SS} = 0$

ACTIVE MODE, ONE BUTTON PUSHED

INACTIVE MODE, NO BUTTON PUSHED

TOTAL SUPPLY CURRENT vs. TEMPERATURE ($I_{DD} + I_{LOGIC}$)

$V_{DD} = V_{LOGIC} = 2.7V, V_{SS} = -2.7V$
TOTAL SUPPLY CURRENT: $I_{DD} + I_{LOGIC}$

ACTIVE MODE (ONE BUTTON PUSHED)

INACTIVE MODE (NO BUTTON PUSHED)

Typical Operating Characteristics (continued)

(T_A = +25°C, unless otherwise noted.)

WIPER SWITCHING TRANSIENT

MAX5406 toc07a

DC LEVEL AT
THE INPUT

OUTPUT

10µs/div

**WIPER SWITCHING TRANSIENT
(SUPPRESSION CIRCUIT ACTIVE)**

MAX5406 toc07b

5V$_{P-P}$ SINE WAVE
BETWEEN L1_H
AND L1_L

$\overline{VOLUP}$

OUTPUT

4ms/div

I$_{LOGIC}$ vs. V$_{LOGIC}$

MAX5406 toc08a

T_A = -40°C

T_A = +85°C

T_A = +25°C

V_{DD} = 5.5V, V_{SS} = 0
ACTIVE MODE (ONE BUTTON PUSHED)

I$_{LOGIC}$ vs. V$_{LOGIC}$

MAX5406 toc08b

V_{DD} = 5.5V, V_{SS} = 0
INACTIVE MODE (NO BUTTON PUSHED)

T_A = -40°C

T_A = +25°C

T_A = +85°C

THD PLUS NOISE vs. FREQUENCY

MAX5406 toc09a

V_{DD} = V_{LOGIC} = 5V, V_{SS} = GND
V_{IN} = 4.6V$_{P-P}$

R_L = 10kΩ

NO LOAD

THD PLUS NOISE vs. FREQUENCY

MAX5406 toc09b

V_{DD} = V_{LOGIC} = 2.7V, V_{SS} = -2.7
V_{IN} = 4.6V$_{P-P}$

R_L = 10kΩ

NO LOAD

CROSSTALK vs. FREQUENCY

MAX5406 toc10a

V_{DD} = V_{LOGIC} = 5V, V_{SS} = 0,
V_{IN} = 1V$_{P-P}$, R_L = 10kΩ

CROSSTALK vs. FREQUENCY

MAX5406 toc10b

V_{DD} = 2.7V, V_{SS} = -2.7V, V_{LOGIC} = 2.5V,
V_{IN} = 1V$_{P-P}$, R_L = 10kΩ

**TOTAL SUPPLY CURRENT
vs. SUPPLY VOLTAGE (I$_{DD}$ + I$_{LOGIC}$)**

MAX5406 toc11a

V_{DD} = V_{LOGIC} = 5V, V_{SS} = 0
ACTIVE MODE, ONE BUTTON PUSHED

T_A = +25°C

T_A = +85°C

T_A = -40°C

Typical Operating Characteristics (continued)

(T_A = +25°C, unless otherwise noted.)

TOTAL SUPPLY CURRENT vs. SUPPLY VOLTAGE (I_{DD} + I_{LOGIC})

LOUT NOISE vs. FREQUENCY

ROUT NOISE vs. FREQUENCY

SUBOUT NOISE vs. FREQUENCY

INPUT RF REJECTION

Pin Description

PIN		NAME	FUNCTION
TSSOP	TQFN		
1	43	CBIAS	Bypass Capacitor Connection Point to Internally Generated Bias. Bypass CBIAS with a 50µF capacitor to system analog ground.
2	44	V$_{SS}$	Negative Power-Supply Input. Bypass with a 0.1µF capacitor to system analog ground.
3	45	L1_H	Left-Channel 1 High Terminal Input. Connect the source between L1_H and L1_L for differential signals. Connect the source to L1_H and tie L1_L to BIAS for single-ended signals.
4	46	L1_L	Left-Channel 1 Low Terminal Input. Connect the source between L1_H and L1_L for differential signals. Connect L1_L to BIAS for single-ended signals.
5	47	L2_L	Left-Channel 2 Low Terminal Input. Connect the source between L2_H and L2_L for differential signals. Connect L2_L to BIAS for single-ended signals.
6	48	L2_H	Left-Channel 2 High Terminal Input. Connect the source between L2_H and L2_L for differential signals. Connect the source to L2_H and tie L2_L to BIAS for single-ended signals.
7	1	LMR	Left Minus Right Output Signal. LMR output provides a signal that is the difference of left and right input signals. See the *Ambience Control* section for more details.
8	2	AMBLI	Ambience Left-Channel Input. AMBLI provides the proper ambient effect at LOUT based on the transfer function implemented between LMR and AMBLI. See the *Ambience Control* section for more details.
9	3	CTL1	Left-Channel Treble Tone Control Capacitor Terminal 1. Connect a capacitor between CTL1 and CTL2 to set the treble cutoff frequency. See the *Tone Control* section for more details.
10	4	CTL2	Left-Channel Treble Tone Control Capacitor Terminal 2. Connect a capacitor between CTL2 and CTL1 to set the treble cutoff frequency. See the *Tone Control* section for more details.
11	5	CBL1	Left-Channel Bass Tone Control Capacitor Terminal 1. Connect a capacitor between CBL1 and CBL2 to set the bass cutoff frequency. See the *Tone Control* section for more details.
12	6	CBL2	Left-Channel Bass Tone Control Capacitor Terminal 2. Connect a capacitor between CBL2 and CBL1 to set the bass cutoff frequency. See the *Tone Control* section for more details.
13	7	LOUT	Left-Channel Output
14	8	CLSN	Subwoofer Left-Channel Highpass Filter Capacitor Negative Terminal. Connect a capacitor between CLSN and CLSP to set the highpass cutoff frequency at SUBOUT. See the *Subwoofer Ouput* section for more details.
15	9	CLSP	Subwoofer Left-Channel Highpass Filter Capacitor Positive Terminal. Connect a capacitor between CLSP and CLSN to set the highpass filter cutoff frequency at SUBOUT. See the *Subwoofer Ouput* section for more details.
16	10	SUBOUT	Subwoofer Output. Connect a capacitor from SUBOUT to CSUB to set the lowpass filter cutoff frequency at SUBOUT. See the *Subwoofer Ouput* section for more details.
17	11	CSUB	Subwoofer Lowpass Filter Capacitor Terminal. Connect a filter capacitor between CSUB and SUBOUT to set the lowpass filter cutoff frequency. See the *Subwoofer Ouput* section for more details.
18, 32	12, 26	I.C.	Internally Connected. Connect to DGND.

Pin Description (continued)

PIN		NAME	FUNCTION
TSSOP	TQFN		
19	13	$\overline{\text{MUTE}}$	Active-Low Mute Control Input. Toggles state between muted and not muted. When in the mute state, all wipers are moved to the low end of the volume potentiometers. The last state is restored when $\overline{\text{MUTE}}$ is toggled again. The power-on state is not muted. $\overline{\text{MUTE}}$ is internally pulled up with 50kΩ to V_{LOGIC}.
20	14	$\overline{\text{VOLDN}}$	Active-Low Downward Volume Control Input. Press $\overline{\text{VOLDN}}$ to decrease the volume. This simultaneously moves left and right volume wipers towards higher attenuation. $\overline{\text{VOLDN}}$ is internally pulled up with 50kΩ to V_{LOGIC}.
21	15	$\overline{\text{VOLUP}}$	Active-Low Upward Volume Control Input. Press $\overline{\text{VOLUP}}$ to increase the volume. This simultaneously moves the left and right volume wipers towards the the lower attenuation. $\overline{\text{VOLUP}}$ is internally pulled up with 50kΩ to V_{LOGIC}.
22	16	$\overline{\text{BALL}}$	Active-Low Left Balance Control Input. Press $\overline{\text{BALL}}$ to move the balance towards the left channel. $\overline{\text{BALL}}$ is internally pulled up with 50kΩ to V_{LOGIC}.
23	17	$\overline{\text{BALR}}$	Active-Low Right Balance Control Input. Press $\overline{\text{BALR}}$ to move the balance towards the right channel. $\overline{\text{BALR}}$ is internally pulled up with 50kΩ to V_{LOGIC}.
24	18	DGND	Digital Ground
25	19	V_{LOGIC}	Digital Power-Supply Input. Bypass with 0.1µF to DGND.
26	20	$\overline{\text{SHDN}}$	Active-Low Shutdown Control Input. In shutdown mode, the MAX5406 stores every wiper's last position. Each wiper moves to the highest attenuation level of its corresponding potentiometer. Terminating shutdown mode restores every wiper to its previous setting. In shutdown, the MAX5406 does not acknowledge any pushbutton command.
27	21	$\overline{\text{BASSDN}}$	Active-Low Downward Bass Control Input. Press $\overline{\text{BASSDN}}$ to decrease bass boost. Bass boost emphasizes the signal's low-frequency components. $\overline{\text{BASSDN}}$ is internally pulled up with 50kΩ to V_{LOGIC}. To implement a bass-boost button, connect $\overline{\text{BASSDN}}$ to $\overline{\text{BASSUP}}$. Presses then toggle the state between flat and full bass boost on each button press.
28	22	$\overline{\text{BASSUP}}$	Active-Low Upward Bass Control Input. Press $\overline{\text{BASSUP}}$ to increase bass boost. Bass boost emphasizes the signal's low frequency components. $\overline{\text{BASSUP}}$ is internally pulled up with 50kΩ to V_{LOGIC}. To implement a bass-boost button, connect $\overline{\text{BASSUP}}$ to $\overline{\text{BASSDN}}$. Presses then toggle the state between flat and full bass boost on each button press.
29	23	$\overline{\text{TREBDN}}$	Active-Low Downward Treble Control Input. Press $\overline{\text{TREBDN}}$ to decrease the treble boost. Treble boost emphasizes the signal's high-frequency components. $\overline{\text{TREBDN}}$ is internally pulled up with 50kΩ to V_{LOGIC}.
30	24	$\overline{\text{TREBUP}}$	Active-Low Upward Treble Control Input. Press $\overline{\text{TREBUP}}$ to increase the treble boost. Treble boost emphasizes the signal's high-frequency components. $\overline{\text{TREBUP}}$ is internally pulled up with 50kΩ to V_{LOGIC}.
31	25	$\overline{\text{AMB}}$	Active-Low Ambience Switch Control Input. Drive $\overline{\text{AMB}}$ low to toggle on/off the ambience function. $\overline{\text{AMB}}$ is internally pulled up with 50kΩ to V_{LOGIC}.
33	27	CRSN	Subwoofer Right-Channel Highpass Filter Capacitor Negative Terminal. Connect a capacitor between CRSN and CRSP to set the highpass cutoff frequency at SUBOUT. See the *Subwoofer Ouput* section for more details.
34	28	CRSP	Subwoofer Right-Channel Highpass Filter Capacitor Positive Terminal. Connect a capacitor between CRSP and CRSN to set the highpass cutoff frequency at SUBOUT. See the *Subwoofer Ouput* section for more details.
35	29	ROUT	Right-Channel Output

Pin Description (continued)

| PIN		NAME	FUNCTION
TSSOP	TQFN		
36	30	CBR2	Right-Channel Bass Tone Control Capacitor Terminal 2. Connect a nonpolorized capacitor between CBR2 and CBR1 to set the bass cutoff frequency. See the *Tone Control* section for more details.
37	31	CBR1	Right-Channel Bass Tone Control Capacitor Terminal 1. Connect a capacitor between CBR1 and CBR2 to set the bass cutoff frequency. See the *Tone Control* section for more detail.
38	32	CTR2	Right-Channel Treble Tone Control Capacitor Terminal 2. Connect a capacitor between CTR2 and CTR1 to set the treble cutoff frequency. See the *Tone Control* section for more details.
39	33	CTR1	Right-Channel Treble Tone Control Capacitor Terminal 1. Connect a capacitor between CTR1 and CTR2 to set the treble cutoff frequency. See the *Tone Control* section for more details.
40	34	AMBRI	Ambience Right-Channel Input. AMBRI provides the proper ambient effect at ROUT based on the gain between LPR and AMBRI. See the *Ambience Control* section for more details.
41	35	LPR	Left Plus Right Output Signal. LPR output provides a signal that is a combination of the left and right input signals. See the *Ambience Control* section for more details.
42	36	V_{DD}	Positive Analog Supply Voltage. Bypass with a 0.1µF capacitor to system analog ground.
43	37	R2_H	Right-Channel High Terminal 2. Connect the source between R2_H and R2_L for differential signal. Connect the source to R2_H and tie R2_L to BIAS for single-ended signals.
44	38	R2_L	Right-Channel Low Terminal 2. Connect the source between R2_H and R2_L for differential signal. Connect R2_L to BIAS for single-ended signals.
45	39	R1_L	Right-Channel Low Terminal 1. Connect the source between R1_H and R1_L for differential signal. Connect R1_L to BIAS for single-ended signals.
46	40	R1_H	Right-Channel High Terminal 1. Connect the source between R1_H and R1_L for differential signal. Connect the source to R1_H and tie R1_L to BIAS for single-ended signals.
47	41	CMSNS	Common-Mode Voltage Sense. Connect to V_{DD} to disable the internal bias generator and drive BIAS with external source to set output DC level.
48	42	BIAS	Internally Generated Bias Voltage. Connect CMSNS to V_{SS} to enable the internally generated V_{BIAS}. $V_{BIAS} = (V_{DD} + V_{SS})/2$. Connect a 0.1µF capacitor between BIAS and system analog ground as close to the device as possible. Do not use BIAS to drive external circuitry.

Figure 1. Block Diagram

Detailed Description

The MAX5406 implements dual logarithmic potentiometers to control volume, dual potentiometers to control balance, and dual linear digital potentiometers to set the tone (Figure 1). A debounced pushbutton interface is provided to control the audio-processor settings. The MAX5406 provides differential buffered inputs with RF filters to maximize noise reduction and a mixer to produce an equal amount of left and right input channels. In addition to a differential output, the MAX5406 provides a monophonic output at SUBOUT for systems with a subwoofer.

Table 1. Wiper Action vs. Pushbutton Contact Duration

CONTACT DURATION	WIPER ACTION
$t < t_{LPW}$	No motion (debouncing) (Figures 2a and 2b)
$t_{LPW} \leq t \leq 1s$	Wiper changes position once (Figures 2a and 2b)
$1s \leq t < 4s$	Wiper changes position at a rate of 4Hz (Figure 3)
$t \geq 4s$	Wiper changes position at a rate of 16Hz (Figure 3)

Table 2. Attenuator Position For Volume Potentiometers

POSITION	ATTENUATION (dB)
0	0
1	2
2	4
…..	…..
10 (Power-on state)	20
…..	…..
30	60
31	62
32 (Mute)	> 90

Up/Down Interface

The MAX5406 features independent control inputs for volume, balance, ambience, and tone control. All control inputs are internally debounced for use with momentary contact SPST switches. All switch inputs are pulled up to V_{LOGIC} through 50kΩ resistors. The wiper setting advances once per button press held for up to 1s (see Figures 2a and 2b). Maxim's SmartWiper control circuitry allows the wiper to advance at a rate of 4Hz when an input is held low from 1s up to 4s, and at a rate of 16Hz if the contact is maintained for greater than 4s without the need of a µP (see Figure 3 and Table 1). The MAX5406 ignores multiple buttons being pressed. A µP can also be used to control the MAX5406.

Volume Control

The MAX5406 implements dual logarithmic potentiometers for volume control that change the sound level by 2dB per button push (see Table 2).

In volume-control mode, the MAX5406's wipers move up and down together (see Figure 4). The balance is unaffected (see the *Balance Control* section). Left and right balance settings are maintained when adjusting the volume.

Balance Control

In balance-control mode, the MAX5406 uses dual potentiometers to control balance for the left and right channels. Pressing $\overline{BALR}$ increases the right channel wiper by 1dB and decreases the left channel by 1dB. This causes the right channel to sound louder than the left channel by 2dB. The overall volume remains constant when adjusting the balance (Figure 5).

Volume and Balance Interaction

Volume and balance operation is simple. However, there are some interactions that occur at the extreme wiper positions. These interactions are described in this section of the data sheet.

When the volume setting is at the maximum level, the first command to move the balance toward the left channel forces the right channel to decrease by 1dB. Subsequent pressing of $\overline{BALL}$ causes the right channel to decrease by 2dB. At this position, shown in the right column of Figure 6a, the left-channel volume is maximum, but the actual separation between L and R is 3dB.

At this position, pressing $\overline{VOLDN}$ restores the actual balance setting only after $\overline{VOLDN}$ is pressed at least half as many times as $\overline{BALL}$ was (previously) pressed (shown in the middle and right column of Figure 6b) to increase the right-channel balance.

The volume and balance interaction is similar when volume setting is at the minimum level.

Tone Control

The MAX5406 implements a linear potentiometer to control the bass and treble over a range of ±10dB using the recommended component values.

Note that the actual response achieved is determined by the values of both external and internal components and the design equations are somewhat interactive.

Use the values shown in the *Electrical Characteristics* as a good starting point for choosing component values. These components yield shelf turnovers at 100Hz (bass) and 10kHz (treble) with a total ±10dB of boost at 100Hz and 10kHz. The shoulder or flat portion of the response is centered on 1kHz.

The circuit in Figure 7 shows the internal structure of the tone-control system should modification to the response

Figure 2a. Single-Pulse Input

Figure 2b. Repetitive Input-Pulse Separation Time

Figure 3. Accelerated Wiper Motion

*Figure 4. Basic Volume-Control Operation*

*Figure 5. Basic Balance-Control Operation*

Figure 6. Volume and Balance Interaction

curve be desired. A combination of internal resistors and external capacitors determine the response of the circuit.

Use the following equations to calculate the external capacitor values for the desired 3dB frequencies:

$$f_{BASS(3dB)} = \frac{1}{2\pi \times R_{BPOT} \times C_{B\_}}$$

where R_{BPOT}, nominally 116kΩ, is the bass potentiometer (see Figure 7).

$$f_{TREBLE(3dB)} = \frac{1}{2\pi \times R_T \times C_{T\_}}$$

where R_T is nominally 3.5kΩ (see Figure 7).

Figure 7. Bass/Treble Output Stage

Alternatively, the following formulas can be used to calculate and design for the bass and treble turnover frequencies:

$$f_{BASS(TURNOVER)} = \frac{1}{2\pi \times R_B \times C_{B\_}}$$

where R_B is nominally 40kΩ (see Figure 7)

$$f_{TREBLE(TURNOVER)} = \frac{1}{2\pi \times (R_T + R_B) \times C_{T\_}}$$

Tables 3 and 4 show the effects of the external bass and treble capacitance on the maximum output attentuation.

Table 3. Effect of Base Tone Control Capacitor (CB_) on Bass Boost/Bass Cut at 100Hz

| $C_{B\_}$ (nF)	CUT (dB)	BOOST (dB)
0.00	-11.79	11.81
0.47	-11.25	11.26
1.80	-11.05	11.08
2.20	-10.95	10.96
2.70	-10.85	10.86
3.30	-10.60	10.62
4.70	-10.57	10.55
6.80	-10.10	10.15
8.20	-9.66	9.66

Figure 8. Matrix Surround Configuration


Figure 9. Ambience Filter

Figure 10. Pseudostereo Filter

Table 4. Effect of Treble Tone Control Capacitor (CT_) on Treble Boost/Treble Cut at 10kHz

| $C_{T\_}$ (nF)	CUT (dB)	BOOST (dB)
0.47	-7.80	7.66
1.80	-12.55	12.58
2.20	-12.89	12.95
2.70	-13.15	13.18
3.30	-13.33	13.34
4.70	-13.55	13.58
6.80	-13.59	13.61
8.20	-13.61	13.63
Open	-13.79	13.75

Figure 11a. Wiper Transition Timing Diagram (No Zero Crossing Detected)

Ambience Control

Use the ambience function for boom boxes, headphones, desktop speakers, or other audio products where the speakers are physically close together. A stereo signal is designed to be played over speakers that have a wide physical separation. The ears and brain combine the sound from these two sources to create a perception of sounds distributed in space. In the case of headphones, this wide physical separation does not exist, resulting in the sound apparently coming from somewhere inside the head. A similar situation exists when the speakers are not widely separated, for example when they are located on

a desk or inside a single enclosure. One way to compensate for this is to increase the apparent separation of the L and R signals arithmetically. The L and R signals can be modeled as a channel-specific component added to a monocomponent. To emphasize the channel-specific component, one needs to remove the opposite channel-specific component from the monocomponent.

This function is accomplished with circuitry inside the MAX5406 and external network. Control the ambience effect with the $\overline{AMB}$ button that toggles between wide (full effect) and normal (no ambience effect). Use the following equations for matrix surround (fixed ambience):

Figure 11b. Wiper Transition Timing Diagram (Zero Crossing Detected)

$$LOUT = L_{IN} + F_{L(S)} \times \frac{(L_{IN} - R_{IN})}{4}$$

$$ROUT = R_{IN} - F_{R(S)} \times \frac{(L_{IN} - R_{IN})}{4}$$

where $\left(\dfrac{L_{IN} - R_{IN}}{4} \right)$ is the signal at LMR.

When $F_{L(S)}$ and $F_{R(S)}$ = 2 (LMR, AMBLI, and AMBRI are connected with the multiplier network of Figure 8), the equations become:

$$LOUT = \frac{3}{2}L_{IN} - \frac{1}{2}R_{IN}$$

$$ROUT = \frac{3}{2}R_{IN} - \frac{1}{2}L_{IN}$$

Use a passive filter network as shown in Figure 9 to filter and delay the LMR signal in more advanced applications.

Pseudostereo

Pseudostereo creates a sound approximating stereo from a monophonic signal. Use the equations for pseudostereo response calculations:

$$LOUT = L_{IN} + F_{L(S)} \times \frac{(L_{IN} + R_{IN})}{4}$$

$$ROUT = R_{IN} - F_{R(S)} \times \frac{(L_{IN} + R_{IN})}{4}$$

where $\left(\dfrac{L_{IN} + R_{IN}}{4}\right)$ are the signals at LPR.

Connect a pseudostereo network ($F_{L(S)}$ and $F_{R(S)}$) as shown in Figure 10 to filter and delay the LPR signal and create the pseudo signal.

Click/Pop Suppression

The click/pop suppression feature reduces the audible noise (clicks and pops) that results from wiper transitions. The MAX5406 minimizes this noise by allowing the wiper position changes only when the potential across the pot is zero. Thus, the wiper changes position only when the voltage at L_ is the same as the voltage at the corresponding H_. Each wiper has its own suppression and timeout circuitry (see Figure 11a). The MAX5406 changes wiper position after 32ms or when high = low, whichever occurs first (see Figure 11b).

Power-On Reset

The MAX5406 initiates power-on reset when V_{LOGIC} falls below 2.2V and returns to normal operation when V_{LOGIC} = +2.7V. A power-on reset places the volume in the mute (-90dB) state and volume wipers gradually move to -20dB over a period of 0.7s in 2dB steps if no zero-crossing event is detected. All other controls remain in the 0dB position.

Shutdown (SHDN)

The MAX5406 stores the current wiper setting of each potentiometer in shutdown mode. The wipers move to the mute position to minimize the signal out of LOUT and ROUT. Returning from shutdown mode restores all wipers to their previous settings. Button presses in shutdown are ignored.

Mute Function (MUTE)

The MAX5406 features a mute function that sets the volume typically 90dB attenuation relative to full

Figure 12. Subwoofer Output Stage

scale. Successive pulses on MUTE toggle its setting. Activating the mute function forces all wipers to the low side of the potentiometer chain. Deactivating the mute function returns the wipers to their previous settings. MUTE is internally pulled high with a 50kΩ resistor to V_{LOGIC}.

Multiple Button Pushes

The MAX5406 ignores simultaneous presses of two or more buttons. Pushing more than one button at the same time does not change the state of the wipers. Additionally, further key presses are ignored for 50ms after all keys have been released. The MAX5406 does not respond to any logic input until the blocking period ends.

Bias Generator

The MAX5406 generates a midrail, $(V_{DD} + V_{SS})/2$ bias voltage, for use with the input amplifiers.

For normal single-supply operation and single-ended signals, connect R1_L, L1_L, R2_L, and L2_L to V_{BIAS} and V_{SS} to ground.

Enable the V_{BIAS} generator by connecting CMSNS to V_{SS} or leave CMSNS unconnected. Disable the V_{BIAS} generator by forcing CMSNS to V_{DD}. For proper operation, do not use V_{BIAS} to power other circuitry.

Subwoofer Output

The subwoofer output of the MAX5406 combines and filters the left and right inputs for output to a subwoofer. Choose the capacitor values to set the bandpass filter to frequencies between 15Hz and 100Hz.

Figure 12 shows the subwoofer output stage configuration. The subwoofer output is a monophonic signal produced by adding the left and the right input signals. The amplifier of the subwoofer output stage produces a bandpass response. Use the following formulas to determine the cutoff frequencies for the bandpass filter:

$$f_{HIGHPASS} = \frac{1}{2 \times \pi \times R\_S \times C_{C\_S}}$$

$$f_{LOWPASS} = \frac{1}{2 \times \pi \times R_{CSUB} \times C_{CSUB}}$$

where R_S is R_{LS} or R_{RS} and has the nominal value of 13.8kΩ, R_{CSUB} has the nominal value of 10.6kΩ, and C_{C_S} is C_{CLS} or C_{CRS}. The external capacitors are as shown in Figure 12.

Applications Information

Bass Boost

Some simple products may not need a variable bass tone control. It may be desirable for such products to have a bass-boost pushbutton. Tie $\overline{BASSUP}$ and $\overline{BASSDN}$ together to provide a bass-boost feature. When tied together, the bass boost is toggled between 0dB and maximum by pressing $\overline{BASSUP}$ or $\overline{BASSDN}$.

Unequal Source Levels

Audio sources input to the MAX5406 may not have the same full-scale voltage swings. Use a resistor in series with the higher voltage swing input source to reduce the gain for that input.

For example, to reduce the gain by half, add a 10kΩ resistor in series with L1_H and R1_H, and a 20kΩ in series with L1_L and R1_L.

Chip Information

PROCESS: BiCMOS

Pin Configurations

TOP VIEW

TSSOP

Pin	Name		Name	Pin
1	CBIAS		BIAS	48
2	V$_{SS}$		CMSNS	47
3	L1_H		R1_H	46
4	L1_L		R1_L	45
5	L2_L		R2_L	44
6	L2_H		R2_H	43
7	LMR		V$_{DD}$	42
8	AMBLI		LPR	41
9	CTL1		AMBRI	40
10	CTL2		CTR1	39
11	CBL1		CTR2	38
12	CBL2		CBR1	37
13	LOUT		CBR2	36
14	CLSN		ROUT	35
15	CLSP		CRSP	34
16	SUBOUT		CRSN	33
17	CSUB		I.C.	32
18	I.C.		$\overline{\text{AMB}}$	31
19	$\overline{\text{MUTE}}$		$\overline{\text{TREBUP}}$	30
20	$\overline{\text{VOLDN}}$		$\overline{\text{TREBDN}}$	29
21	$\overline{\text{VOLUP}}$		$\overline{\text{BASSUP}}$	28
22	$\overline{\text{BALL}}$		$\overline{\text{BASSDN}}$	27
23	$\overline{\text{BALR}}$		$\overline{\text{SHDN}}$	26
24	DGND		V$_{LOGIC}$	25

MAX5406

TQFN

Top pins (36–25): V$_{DD}$, LPR, AMBRI, CTR1, CTR2, CBR1, CBR2, ROUT, CRSP, CRSN, I.C., $\overline{\text{AMB}}$

Left pins (37–48): R2_H (37), R2_L (38), R1_L (39), R1_H (40), CMSNS (41), BIAS (42), CBIAS (43), V$_{SS}$ (44), L1_H (45), L1_L (46), L2_L (47), L2_H (48)

Right pins (24–13): TREBUP (24), TREBDN (23), BASSUP (22), BASSDN (21), SHDN (20), V$_{LOGIC}$ (19), DGND (18), $\overline{\text{BALR}}$ (17), $\overline{\text{BALL}}$ (16), $\overline{\text{VOLUP}}$ (15), $\overline{\text{VOLDN}}$ (14), $\overline{\text{MUTE}}$ (13)

Bottom pins (1–12): LMR (1), AMBLI (2), CTL1 (3), CTL2 (4), CBL1 (5), CBL2 (6), LOUT (7), CLSN (8), CLSP (9), SUBOUT (10), CSUB (11), I.C. (12)

Typical Application Circuit

*OPTIONAL

TYPICAL APPLICATION CIRCUIT SHOWS MAX5406 INTERNAL BIAS VOLTAGE OPERATION AND AUXILLIARY INPUT MIXING.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
48 TSSOP	U48-1	**21-0144**	Refer to **Application Note 1891**
48 TQFN	T4877-6	**21-0155**	Refer to **Application Note 1891**

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/06	Initial release	—
1	4/14	Removed automotive references on page 1	1