

General Description

The MAX6880-MAX6883 dual-/triple-voltage monitors are designed to sequence power supplies during power-up condition. When all of the voltages exceed their respective thresholds, these devices turn on voltages to the system sequentially, enhancing n-channel MOSFETs used as switches. The time between each sequenced voltage is determined by an external capacitor, thus allowing flexibility in delay timing. The MAX6880/MAX6881 sequence three voltages and the MAX6882/MAX6883 sequence two voltages.

These devices initially monitor all of the voltages and when all of them are within their tolerances, the internal charge pumps enhance external n-channel MOSFETs in a sequential manner to apply the voltages to the system. Internal charge pumps drive the gate voltages 5V above the respective input voltage thereby ensuring the MOSFETs are fully enhanced to reduce the on-resistance.

The MAX6880-MAX6883 feature capacitor-adjustable slew-rate control to provide controlled turn-on characteristics. After all of the voltages reach 92.5% of their final value, a power-good output (MAX6880/MAX6882) signal is active. The power-good output (PG/RST) can be delayed with an external capacitor to create a power-on reset delay. After the initial power-up phase, the MAX6880-MAX6883 continue to monitor the voltages. If any of the voltages falls below its threshold, the MOSFETs are quickly turned off and the voltages are tracked down together. An internal 100Ω pulldown resistor ensures that the capacitance at the MOSFET's source is discharged quickly. The power-good output goes low to provide a system reset.

The MAX6880-MAX6883 are available in small 4mm x 4mm 24-pin and 16-pin thin QFN packages and specified over the -40°C to +85°C extended operating temperature range.

Applications

Multivoltage Systems

Networking Systems

Telecom

Storage Equipment

Servers/Workstations

Selector Guide appears at end of data sheet.

Features


- **♦** Capacitor-Adjustable Power-Up Sequencing
- ♦ Internal Charge Pumps to Enhance External n-Channel FETs
- Capacitor-Adjustable Timeout Period Power-Good Output (MAX6880/MAX6882)
- ♦ Adjustable Undervoltage Lockout or Logic-Enable Input
- ♦ Internal 100Ω Pulldown for Each Output to **Discharge Capacitive Load Quickly**
- ♦ 0.5V to 5.5V Nominal IN_/OUT_ Range
- ♦ 2.7V to 5.5V Operating Voltage Range
- **♦** Immune to Short Voltage Transients
- ♦ Small 4mm x 4mm 24-Pin or 16-Pin Thin QFN **Packages**

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX6880ETG+	-40°C to +85°C	24 Thin QFN	T2444-4
MAX6881ETE+	-40°C to +85°C	16 Thin QFN	T1644-4
MAX6882ETE+	-40°C to +85°C	16 Thin QFN	T1644-4
MAX6883ETE+	-40°C to +85°C	16 Thin QFN	T1644-4

⁺Denotes lead-free package.

Pin Configurations



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND, unless otherwise noted.)

	0.3V to +12V
OUT1, OUT2, OUT3	0.3V to +6V
MARGIN	0.3V to +6V
PG/RST, EN/UV	0.3V to +6V
DELAY, SLEW, TIMEOUT	0.3V to +6V
OUT_ Current	±50mA
GND Current	±50mA

Input/Output Current (all pins except	
OUT_ and GND)	±20mA
Continuous Power Dissipation ($T_A = +70$ °C)	
16-Pin 4mm x 4mm Thin QFN	
(derate 16.9mW/°C above +70°C)	1349mW
24-Pin 4mm x 4mm Thin QFN	
(derate 20.8mW/°C above +70°C)	1667mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Maximum Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(IN1, IN2, or IN3 = \pm 2.7V to \pm 5.5V, EN/UV = MARGIN = ABP, T_A = \pm 40°C to \pm 85°C, unless otherwise specified. Typical values are at T_A = \pm 25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Operating Voltage Range	IN_	Voltage on the highest of IN_ to ensure that PG/RST is valid and GATE_ = 0	1.4			V	
Operating voltage hange	IIN_	Voltage on the highest of IN_ to ensure the device is fully operational	2.7		5.5	V	
Supply Current	Icc	IN1 = 5.5V, IN2 = IN3 = 3.3V, no load		1.1	1.8	mA	
CET Throubold Dongs	\/	SET_falling, T _A = +25°C	0.4925	0.5	0.5075	V	
SET_ Threshold Range	V _{TH}	SET_ falling, $T_A = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$	0.4875	0.5	0.5125	V	
SET_ Threshold Hysteresis	V _{TH_H} yst	SET_ rising		0.5		%	
SET_ Input Current	I _{SET}	SET_ = 0.5V	-100		+100	nA	
ENI/LIV barant Valta are	V _{EN_R}	Input rising		1.286		V	
EN/UV Input Voltage	V _{EN_F}	Input falling	1.22	1.25	1.28	V	
EN/UV Input Current	I _{EN}		-5		+5	μΑ	
EN/UV Input Pulse Width	tEN	EN/UV falling, 100mV overdrive	7			μs	
DELAY, TIMEOUT Output Current	ID	(Notes 2, 3)	2.12	2.5	2.88	μΑ	
DELAY, TIMEOUT Threshold Voltage		V _{CC} = 3.3V		1.25		V	
SLEW Output Current	Is	(Note 4)	22.5	25	27.5	μΑ	
Sequence Slew-Rate Timebase Accuracy	SR	C _{SLEW} = 200pF	-15		+15	%	
Timebase/C _{SLEW} Ratio		100pF < C _{SLEW} < 1nF		104		kΩ	
Slew-Rate Accuracy during Power- Up and Power-Down		C _{SLEW} = 200pF, V _{IN} _ = 5.5V (Note 4)	-50		+50	%	

ELECTRICAL CHARACTERISTICS (continued)

(IN1, IN2, or IN3 = +2.7V to +5.5V, EN/ \overline{UV} = \overline{MARGIN} = ABP, T_A = -40°C to +85°C, unless otherwise specified. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 1)

Power-Good Threshold	V _{TH_PG}	V _{OUT} _ falling	91.5	92.5	93.5	%
Power-Good Threshold Hysteresis	V _{HYS_PG}	V _{OUT} _ rising		0.5		%
GATE_ Output High	V _{GOH}	Isource = 0.5µA	IN_ + 4.2	IN_ + 5.0	IN_ + 5.8	V
GATE_ Pullup Current	I _{GUP}	During power-up and power-down, VGATE_ = 1V	2.5	4		μΑ
GATE Pulldown Current	lgD	During power-up and power-down, VGATE_ = 5V	2.5	4		μΑ
GATE_ Pulldown Current	long	When disabled, V _{GATE} = 5V, V _{IN} ≥ 2.7V		9.5		mA
	IGDS	When disabled, V _{GATE} = 5V, V _{IN} ≥ 4V		20		IIIA
SET_ to GATE_ Delay	tD-GATE	SET falling, 25mV overdrive		10		μs
PG/RST Output Low	VoL	V _{IN} _ ≥ 2.7V, I _{SINK} = 1mA, output asserted			0.3	V
T G/TIOT Output Low	VOL	V _{IN} _ ≥ 4.0V, I _{SINK} = 4mA, output asserted			0.4	v
Tracking Differential Voltage Stop Ramp	V _{TRK}	Differential between each of the OUT_ and the ramp voltage during power-up and power-down, Figure 1 (Note 5)	75	125	180	mV
Tracking Differential Fault Voltage	V _{TRK_} F	Differential between each of the OUT_ and the ramp voltage, Figure 1 (Note 5)	200	250	310	mV
Power-Low Threshold	V _{TH_PL}	OUT_ falling	125	142	170	mV
Power-Low Hysteresis	V _{TH_PLHYS}	OUT_ rising		10		mV
OUT to GND Pulldown Impedance		IN_ > 2.7V (Note 6)		100		Ω
MARGIN Pullup Current	I _{IN}		7	10	13	μΑ
MARGIN Input Voltage	V _{IL}				0.8	V
INATION INPUT VOITage	VIH		2.0			V
MARGIN Glitch Rejection				100		ns

- Note 1: Specifications guaranteed for the stated global conditions. 100% production tested at T_A = +25°C and T_A = +85°C. Specifications at T_A = -40°C to +85°C are guaranteed by design. These devices meet the parameters specified when at least one of IN1/IN2/IN3 is between 2.7V to 5.5V, while the remaining IN1/IN2/IN3 are between 0 and 5.5V.
- Note 2: A current I_D = 2.5µA ±15% is generated internally and is used to set the DELAY and TIMEOUT periods and used as a reference for t_{DELAY} and t_{TIMEOUT}.
- Note 3: The total DELAY is $t_{DELAY} = 200\mu s + (500k\Omega \times C_{DELAY})$. Leave DELAY unconnected for 200 μ s delay. The total TIMEOUT is $t_{TIMEOUT} = 200\mu s + (500k\Omega \times C_{TIMEOUT})$. Leave TIMEOUT unconnected for 200 μ s timeout.
- Note 4: A current Is = $25\mu A \pm 10\%$ is generated internally and used as a reference for t_{FAULT}, t_{RETRY}, and slew rate.
- Note 5: During power-up, only the condition OUT_ < ramp VTRK is checked in order to stop the ramp. However, both conditions OUT_ < ramp VTRK_F and OUT_ > ramp + VTRK_F cause a fault. During power-down, only the condition OUT > ramp + VTRK is checked in order to stop the ramp. However, both conditions OUT_ < ramp VTRK_F and OUT_ > ramp + VTRK_F cause a fault (see Figure 10). Therefore, if OUT1, OUT2, and OUT3 (during power-up tracking and power-down) differ by more than 2 x VTRK_F, a fault condition is asserted.
- **Note 6:** A 100Ω pulldown to GND activated by a fault condition. See the *Internal Pulldown* section.




Figure 1. Stop Ramp/Fault Window During Power-Up and Power-Down




Figure 2. Sequencing In Normal Mode




Figure 3. Sequencing In Fast Shutdown Mode




Figure 4. Timing Diagram (Aborted Sequencing)





Figure 5. tFAULT and tRETRY Timing Diagram in Sequencing


Typical Operating Characteristics


 $(V_{IN} = 2.7V \text{ to } 5.5V, C_{SLEW} = 200pF, EN = \overline{MARGIN} = ABP, T_A = +25^{\circ}C, unless otherwise noted.)$





Typical Operating Characteristics (continued)


 $(V_{IN} = 2.7V \text{ to } 5.5V, C_{SLEW} = 200pF, EN = \overline{MARGIN} = ABP, T_A = +25^{\circ}C, unless otherwise noted.)$












Pin Description

	P	IN						
MAX6880	MAX6881	MAX6882	MAX6883	NAME	FUNCTION			
1, 11, 12, 15		_	1, 8, 9, 10	N.C.	No Connection. Not internally connected.			
2	_	1	_	ABP	Internal Supply Bypass Input. Bypass ABP with a 1µF capacitor to GND. ABP maintains the device supply voltage during rapid power-down conditions.			
3	2	_	_	SET3	Externally Adjusted IN_ Undervoltage Lockout Threshold. Connect			
4	3	2	2	SET2	SET_ to an external resistor-divider network to set the desired			
5	4	3	3	SET1	undervoltage threshold for each IN_ supply (see the <i>Typical Application Circuit</i>). All SET_ inputs must be above the internal SET_ threshold (0.5V) to enable sequencing functionality.			
6	5	4	4	EN/ŪV	Logic-Enable Input or Undervoltage Lockout Monitor Input. EN/UV must be high (EN/UV > V _{EN_R}) to enable voltage sequencing power-up operation. OUT_ begins tracking down when EN/UV < V _{EN_F} . Connect EN/UV to an external resistor-divider network to set the external UVLO threshold.			
7	6	5	5	GND	Ground			
8	7	6	6	DELAY	Sequence Delay Select Input. Connect a capacitor from DELAY to GND to select the desired delay period before sequencing is enabled (after all SET_ inputs and EN/UV are above their respective thresholds) or between supply sequences. Leave DELAY unconnected for the default 200µs delay period.			
9	8	7	7	SLEW	Slew-Rate Adjustment Input. Connect a capacitor from SLEW to GND to select the desired OUT_ slew rate.			
10	_	8	_	TIMEOUT	PG/RST Timeout Period Adjust Input. PG/RST asserts high after the timeout period when all OUT_ exceed their IN_ referenced threshold. Connect a capacitor from TIMEOUT to GND to set the desired timeout period. Leave TIMEOUT unconnected for the default 200µs delay period.			
13	_	9	_	MARGIN	Margin Input, Active-Low. Drive MARGIN low to enable margin mode (see the <i>Margin</i> section). The MARGIN functionality is disabled (returns to normal monitoring mode) after MARGIN returns high. MARGIN is internally pulled up to ABP through a 10μA current source.			

Pin Description (continued)

	P	IN						
MAX6880	MAX6881	MAX6882	MAX6883	NAME	FUNCTION			
14		10		PG/RST	Power-Good Output, Open-Drain. PG_RST asserts high tTIMEOUT after all OUT_ voltages exceed the VTH_PG thresholds.			
16	9			OUT3	Channel 3 Monitored Output Voltage. Connect OUT3 to the source of an n-channel FET. A fault condition activates a 100 Ω pulldown to ground.			
17	10	_	_	GATE3	Gate Drive for External n-Channel FET. An internal charge pump boosts GATE3 to V _{IN3} + 5V to fully enhance the external n-channel FET when power-up is complete.			
18	11	11	11	OUT2	Channel 2 Monitored Output Voltage. Connect OUT2 to the sou of an n-channel FET. A fault condition activates a 100Ω pulldow ground.			
19	12	12	12	GATE2	Gate Drive for External n-Channel FET. An internal charge pump boosts GATE2 to V _{IN2} + 5V to fully enhance the external n-channel FET when power-up is complete.			
20	13	13	13	OUT1	Channel 1 Monitored Output Voltage. Connect OUT1 to the source of an n-channel FET. A fault condition activates a 100Ω pulldown to ground.			
21	14	14	14	GATE1	Gate Drive for External n-Channel FET. An internal charge pump boosts GATE1 to V _{IN1} + 5V to fully enhance the external n-channel FET when power-up is complete.			
22	15	_	_	IN3	Supply Input Voltage. IN1, IN2, or IN3 must be greater than the internal undervoltage lockout (V _{ABP} = 2.7V) to enable the			
23	16	15	15	IN2	sequencing functionality. Each IN_ input is simultaneously monitored by SET_ inputs to ensure all supplies have stabilized before power-up is enabled. If IN_ is connected to ground or left			
24	1	16			unconnected and SET_ is above 0.5V, then no sequencing control is performed on that channel. Each IN_ is internally pulled down by a $100 \text{k}\Omega$ resistor.			
EP	EP	EP	EP	EP	Exposed Paddle. Connect exposed paddle to ground.			

Functional Diagram



Detailed Description

The MAX6880-MAX6883 multivoltage power sequencers/supervisors monitor three (MAX6880/MAX6881) and two (MAX6882/MAX6883) system voltages and provide proper power-up and power-down control for systems requiring voltage sequencing. These devices ensure the controlled voltages sequence in the proper order as system power supplies are enabled. The MAX6880-MAX6883 generate all required voltages and timing to control up to three external n-channel pass FETs for the OUT1/OUT2/OUT3 supply voltages.

The MAX6880–MAX6883 feature adjustable undervoltage thresholds for each input supply. When all of the voltages are above the adjusted thresholds these devices turn on the external n-channel MOSFETs to sequence the voltages to the system. The outputs are turned on one after the other, OUT1 first and OUT3 last.

The MAX6880–MAX6883 feature internal charge pumps to fully enhance the external FETs for low-voltage drops at highpass currents. The MAX6880/MAX6882 also feature a power-good output (PG/RST) with a selectable timeout period that can be used for system reset.

The MAX6880–MAX6883 monitor up to three voltages. Devices may be configured to exclude any IN_. To disable sequencing operation of any IN_, connect the IN_ to ground (or leave unconnected) and connect SET_ to a voltage greater than 0.5V. The channel exclusion feature adds more flexibility to the device in a variety of different applications. As an example, the MAX6880 can sequence two voltages using IN1 and IN2 while IN3 is left disabled.

Powering the MAX6880-MAX6883

These devices derive power from either IN1, IN2, or IN3 voltage inputs (see the *Functional Diagram*). In order to ensure proper operation, at least one of the IN_ inputs must be at least +2.7V.

The highest input voltage on IN1/IN2/IN3 supplies power to the devices. Internal hysteresis ensures that the supply input that initially powers these devices continues to power the MAX6880–MAX6883 when multiple input voltages are within 100mV (typ) of each other.

Sequencing

The sequencing operation can be initiated after all input conditions for power-up are met $V_{EN/\overline{UV}} > 1.25V$ and all SET_ inputs are above the internal SET_ threshold (0.5V). In sequencing mode, the outputs are turned on sequentially, OUT1 first and OUT3 last. Before turning on each channel, a delay period is waited (programmable by connecting a capacitor from DELAY to ground. The power-up phase for each channel ends

when its output voltage exceeds a fixed percentage (V_{TH_PG}) of the corresponding IN_ voltage. When all channels have exceeded these thresholds, PG/RST asserts high after t_{TIMEOUT}, indicating a successful sequence.

If there is a fault condition during the initial power-up sequence, the process is aborted.

When powering down, all outputs turn off simultaneously, tracking each other. No reverse power-down sequencing occurs.

The power-supply sequencing operation should be completed within the selected fault timeout period (tFAULT) (see Figure 5). The total sequencing time is extended when the devices must vary the control slew rate to allow slow supplies to catch up. If the external FET is too small (RDS is too high for the selected load current and IN_ source current), the OUT_ voltage may never reach the control ramp voltage. For a slew rate of 935V/s, a fault is signaled if all outputs have not stabilized within 22ms. For a slew rate of 93.5V/s, a fault is signaled if sequencing takes too long (more than 219ms).

The fault time period (tFAULT) is set through the capacitor at SLEW (CSLEW). Use the following formula to estimate the fault timeout period:

 $t_{FAULT} = 2.191 \times 10^8 \times C_{SLEW}$

Autoretry Function

The MAX6880/MAX6881/MAX6882 feature autoretry modes to power-on again after a fault condition has been detected (see the *Typical Operating Characteristics*).

When a fault is detected, for a period of tRETRY, GATE_remains off and the 100 Ω pulldowns are turned on. After the tRETRY period, the device waits tDELAY and retry sequencing if all power-up conditions are met (see Figure 5). These include all VSET_ > 0.5V, EN/UV > VEN_R, and OUT_ voltages < VTH_PL. The autoretry period tRETRY is a function of CSLEW (see Table 1).

Power-Up and Power-Down

During power-up, OUT_ is forced to follow the internal reference ramp voltage by an internal loop that controls the GATE_ of the external MOSFET. This phase must be completed within the adjustable fault timeout period (tfault); otherwise, the part forces a shutdown on all GATE_.

Once the power-up is completed, a power-down phase can be initiated by forcing V_{EN/UV} below V_{EN_F}. The reference voltage ramp ramps down at the capacitor-adjusted slew rate. The control-loop comparators monitor each OUT_ voltage with respect to the common

reference ramp voltage. During ramp down, if an OUT_voltage is greater than the reference ramp voltage by more than VTRK, the control loop dynamically stops the control ramp voltage from decreasing until the slow OUT_ voltage catches up. If an OUT_ voltage is greater or less than the reference ramp voltage by more than VTRK_F, a fault is signaled and the fast-shutdown mode is initiated. In fast-shutdown mode, a 100Ω pulldown resistor is connected from OUT_ to GND to quickly discharge capacitance at OUT_, and GATE_ is pulled low with a strong IGDS current (see Figure 3).

Figure 4 shows the aborted sequencing mode. When EN/UV goes low before tTIMEOUT expires, all the outputs go low, and the device goes into fast shutdown.

Internal Pulldown

To ensure that the OUT_ voltages are not held high by a large output capacitance after a fault has occurred, there is a 100Ω internal pulldown at OUT_. The pulldown ensures that all OUT_ voltages are below V_{TH_PL} (referenced to GND) before power-up cycling is initiated. The internal pulldown also ensures a fast discharge of the output capacitor during fast shutdown and fault modes. The pulldowns are not present during normal operation.

Stability Comment

No external compensation is required for sequencing or slew-rate control.

Inputs

IN1/IN2/IN3

The highest voltage on IN1, IN2, or IN3 supplies power to the device. The undervoltage threshold for each IN_ supply is set with an external resistor-divider from each IN_ to SET_ to ground. To disable sequencing on any IN_, connect IN_ to ground (or leave unconnected) and connect SET_ to a voltage greater than 0.5V.

Undervoltage Lockout Threshold Inputs (SET_)

The MAX6880/MAX6881 feature three and the MAX6882/MAX6883 feature two externally adjustable IN_ undervoltage lockout thresholds (SET1/SET2/SET3). The 0.5V SET_ threshold enables monitoring IN_ voltages as low as 0.5V. The undervoltage threshold for each IN_ supply is set with an external resistor-divider from each IN_ to SET_ to ground (see Figure 6). All SET_ inputs must be above the internal SET_ threshold (0.5V) to enable sequencing functionality. Use the following formula to set the UVLO threshold:

$$V_{IN} = V_{TH} (R1 + R2) / R2$$

where $V_{\mbox{IN}_}$ is the undervoltage lockout threshold and $V_{\mbox{TH}}$ is the 500mV SET threshold.

Margin Input (MARGIN) (MAX6880/MAX6882)

MARGIN allows system-level testing while power supplies are below the normal ranges as adjusted by the SET_ inputs. Drive MARGIN low before varying system voltages below the adjusted thresholds to avoid signaling an error. The state of PG/RST does not change while MARGIN is low. PG/RST and all monitoring functions are disabled while MARGIN is low. MARGIN makes it possible to vary the supplies without a need to adjust the thresholds to prevent sequencer alerts. Drive MARGIN high or leave it unconnected for normal operating mode.

Slew-Rate Control Input (SLEW)

The reference ramp voltage slew rate during any controlled power-up/down phase can be programmed in the 90V/s to 950V/s range by connecting a capacitor (C_{SLEW}) from SLEW to ground. Use the following formula to calculate the typical slew rate:

Slew Rate = $(9.35 \times 10^{-8})/ C_{SLEW}$

where slew rate is in V/s and CSLEW is in farads.

The capacitor at C_{SLEW} also sets the retry timeout period (t_{RETRY}), see Table 1.

For example, if $C_{SLEW} = 100pF$, we have $t_{RETRY} = 350ms$, $t_{FAULT} = 21.91ms$, slew rate = 935V/s. For example, if $C_{SLEW} = 1nF$, we have $t_{RETRY} = 3.5s$, slew rate = 93.5V/s.

C_{SLEW} is the capacitor on SLEW pad, and must be large enough so the parasitic PC board capacitance is negligible. C_{SLEW} should be in the range of 100pF < C_{SLEW} < 1nF.




Figure 6. Setting the Undervoltage (UVLO) Thresholds

Table 1. C_{SLEW} Timing Formulas

TIME PERIOD	FORMULAS
Slew Rate	(9.35 x 10 ⁻⁸) / C _{SLEW}
tretry t	3.506 x 10 ⁹ x C _{SLEW}
t _{FAULT}	2.191 x 108 x C _{SLEW}

Limiting Inrush Current

The capacitor (C_{SLEW}) at SLEW to ground, controls the OUT_ slew rate, thus controlling the inrush current required to charge the load capacitor at OUT_. Using the programmed slew rate, limit the inrush current by using the following formula:

INRUSH = COUT x SR

where I_{INRUSH} is in amperes, C_{OUT} is in farads, and SR is in V/s.

Delay Time Input (DELAY)

To adjust the desired delay period (tDELAY) before sequencing is enabled, connect a capacitor (CDELAY) between DELAY to ground (see Figures 2 to 5). The selected delay time is also enforced when EN/UV rises from low to high when all the input voltages are present. Use the following formula to calculate the delay time:

 $t_{DELAY} = 200\mu s + (500k\Omega \times C_{DELAY})$

where tDELAY is in µs and CDELAY is in farads. Leave DELAY unconnected for the default 200µs delay.

Timeout Period Input (TIMEOUT) (MAX6880/MAX6882)

These devices feature a PG/RST timeout period. Connect a capacitor (CTIMEOUT) from TIMEOUT to ground to program the PG/RST timeout period. After all OUT_ outputs exceed their IN_ referenced thresholds (VTH_PG), PG/RST remains low for the selected timeout period tTIMEOUT (see Figure 3).

 $t_{TIMEOUT} = 200\mu s + (500k\Omega \times C_{TIMEOUT})$

where tTIMEOUT is in µs and CTIMEOUT is in farads. Leave TIMEOUT unconnected for the default 200µs timeout delay.

Logic-Enable Input (EN/UV)

Drive logic EN/ \overline{UV} input above V_{EN_R} to initiate voltage sequencing during power-up operation. Drive logic EN/ \overline{UV} below V_{EN_F} to initiate tracking power-down operation. Connect EN/ \overline{UV} to an external resistor-divider network to set the external undervoltage lockout threshold.

ABP Input (MAX6880/MAX6882)

ABP powers the analog circuitry. Bypass ABP to GND with a 1 μ F ceramic capacitor installed as close to the device as possible. ABP takes the highest voltage of IN_. Do not use ABP to provide power to external circuitry. ABP maintains the device supply voltage during rapid power-down conditions.

OUT1/OUT2/OUT3

The MAX6880/MAX6881 monitor three OUT_ and the MAX6882/MAX6883 monitor two OUT_ outputs to control the sequencing performance. After the internal supply (ABP) exceeds the minimum voltage (2.7V) requirements, $EN/\overline{UV} > V_{EN_R}$, and IN1/IN2/IN3 are all greater than their adjusted SET_ thresholds, OUT1/OUT2/OUT3 begin to sequence.

During fault conditions, an internal pulldown resistor (100 Ω) on OUT_ is enabled to help discharge load capacitance (100 Ω is connected for fast power-down control).

Outputs GATE

The MAX6880–MAX6883 feature up to three GATE_ outputs to drive up to three external n-channel FET gates. The following conditions must be met before GATE_ begins enhancing the external n-channel FET_:

- 1) All SET_ inputs (SET1/SET2/SET3) are above their 0.5V thresholds.
- 2) At least one IN_ input is above the minimum operating voltage (2.7V).
- 3) $EN/\overline{UV} > 1.25V$.

At power-up mode, GATE_ voltages are enhanced by control loops so all OUT_ voltages sequence at a capacitor-adjusted slew rate. Each GATE_ is internally pulled up to 5V above its relative IN_ voltage to fully enhance the external n-channel FET when power-up is complete.

Power-Good Output (PG/RST) (MAX6880/MAX6882)

The MAX6880/MAX6882 include a power-good (PG/RST) output. PG/RST is an open-drain output and requires an external pullup resistor.

All the OUT_ outputs must exceed their IN_ referenced thresholds (IN_ x V_{TH_PG}) for the selected reset timeout period trimeout (see the *TIMEOUT Period Input* section) before PG/RST asserts high. PG/RST stays low for the selected reset timeout period (trimeout) after all the OUT_ voltages exceed their IN_ referenced thresholds. PG/RST goes low when V_{SET_} < V_{TH} or V_{EN/UV} < V_{EN_R} (see Figure 2).

_Applications Information

MOSFET Selection

The external pass MOSFET is connected in series with the sequenced power-supply source. Since the load current and the MOSFET drain-to-source impedance (RDS) determine the voltage drop, the on characteristics of the MOSFET affect the load supply accuracy. The MAX6880–MAX6883 fully enhance the external MOSFET out of its linear range to ensure the lowest drain-to-source on-impedance. For highest supply accuracy/lowest voltage drop, select a MOSFET with an appropriate drain-to-source on-impedance with a gate-to-source bias of 4.5V to 6.0V.

Layout and Bypassing


For better noise immunity, bypass each of the IN_inputs to GND with 0.1 μ F capacitors installed as close to the device as possible. Bypass ABP to GND with a 1 μ F capacitor installed as close to the device as possible. ABP is an internally generated voltage and must not be used to supply power to external circuitry.

Selector Guide


PART	CHANNEL	TIMEOUT SELECTABLE	PG/RST	MARGIN	PG THRESHOLD VOLTAGE (%)
MAX6880	3	Yes	Yes	Yes	92.5
MAX6881	3	No	No	No	_
MAX6882	2	Yes	Yes	Yes	92.5
MAX6883	2	No	No	No	_

	Chip	Information
PROCESS: BICMOS		

Typical Application Circuit




Pin Configurations (continued)



_Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

	COMMON DIMENSIONS														
PKG	12	2L 4×	:4	16	16L 4x4		20	20L 4×4		24L 4×4			28L 4×4		
REF.	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05
A2	0.20 REF 0.20 REF		0	0.20 REF 0.20 RE		.20 RE	REF		0.20 REF						
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25
D	3,90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
Ε	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
6	(0.80 BS	C.	0.	0.65 BSC.		0	.50 BS	C.	0	.50 BS	C.	0	.40 BS	C.
k	0.25	-	-	0.25	-	_	0.25	-	-	0.25	-	-	0.25	-	-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50
N		12			16			20			24			28	
ND		3			4			5			6			7	
NE		3			4			5		6			7		
Jedec	VGGB				WGGC		1	WGGD-	1		WGGD-	.5		WGGE	

EXPOSED PAD VARIATIONS										
PKG.		D2			E2		DOWN BONDS			
CODES	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.	ALLOVED			
T1244-3	1.95	2.10	2.25	1.95	2.10	2.25	YES			
T1244-4	1.95	2.10	2.25	1.95	2.10	2.25	ND			
T1644-3	1.95	2.10	2.25	1.95	2.10	2.25	YES			
T1644-4	1.95	2.10	2.25	1.95	2.10	2.25	ND			
T2044-2	1.95	2.10	2.25	1.95	2.10	2.25	YES			
T2044-3	1.95	2.10	2.25	1.95	2.10	2.25	NO			
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25	YES			
T2444-3	2.45	2.60	2.63	2.45	2.60	2.63	YES			
T2444-4	2.45	2.60	2.63	2.45	2.60	2.63	NO			
T2844-1	2.50	2.60	2.70	2.50	2.60	2.70	ND			

NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL \$1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO

 JESD 95-1 SPP-012. DETAILS OF TERMINAL \$1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN

 THE ZONE INDICATED. THE TERMINAL \$1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- (5) DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- 6 ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-3, T2444-4 AND T2844-1.
- MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 11. COPLANARITY SHALL NOT EXCEED 0.08mm
- 12. WARPAGE SHALL NOT EXCEEND 0.10mm
- LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.
- 14. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY

DALLAS /// IXI/

PACKAGE OUTLINE, 12, 16, 20, 24, 28L THIN QFN, 4x4x0.8mm

DOCUMENT CONTROL NO. E 21-0139

-DRAWING NOT TO SCALE-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.