## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## **General Description**

The MAX77714 is a complete power-management IC (PMIC) for portable devices using System-on-Chip (SoC) applications processors.

Two 2A (SD2/3), one 3A (SD1), and one 4A (SD0) stepdown regulator switch at 2MHz, allowing the use of small magnetic components. The output voltages for SD0 and SD1 are programmable from 0.26V to 1.52V in 10mV steps. The output voltage for SD2 is programmable from 0.6V to 2.194V in 6.5mV steps. The output voltage for SD3 is programmable from 0.6V to 3.78V in 12.5mV steps.

Nine low-dropout (LDO) linear regulators supply power to various system blocks. Each LDO features a programmable active-discharge circuit in shutdown. All LDOs feature two soft-start rates to limit inrush current during start up.

Eight programmable GPIOs can be programmed as general purpose inputs (GPI), general purpose outputs (GPO), or alternate modes for additional functionalities.

The real-time clock (RTC) with an external crystal oscillator provides time keeping and alarm wake-up functions. An internal silicon oscillator is available for systems that do not want to use the crystal oscillator. In addition, a watchdog timer is integrated for system monitoring purposes.

An integrated ON/OFF controller, in combination with flexible power sequencer (FPS), provides maximum flexibility in setting power-up/down sequences with minimal intervention from the applications processor.

The 70-bump, 4.1mm x 3.25mm x 0.7mm, 0.4mm pitch wafer-level package (WLP) is ideal for space constrained applications.

Factory-programmable options allow the MAX77714 to be tailored for many applications. Contact the factory for more information about programmable options; minimum order quantities may apply.

## **Benefits and Features**

- Highly Integrated
  - 4x Buck Regulators
    - SD0/1 Peak Efficiency >90% at 3.6VIN.1.1VOUT
    - SD2/3 Peak Efficiency >93% at 3.6VIN 1.8VOUT
    - Supports LDDR4x Memory requirements
  - 9x Low-Dropout Linear Regulator
  - Eight GPIOs
  - Real-Time Clock
  - Backup Battery Charger
  - Bidirectional Reset I/O
  - Interrupt Output
  - · System Watchdog Timer
- Flexible and Configurable
  - I<sup>2</sup>C-Compatible Interface
  - Factory OTP Options Available
  - Flexible Power Sequencer
  - Configurable Power-Up/Power-Down/Sleep Mode Entry/Exit Timing
  - · Highly configurable GPIO ALT Modes
    - Three Resources can be Configured as 32kHz Oscillator Output
      Four Resources can be Configured on FPS
    - One Resource can be Configured as ACOK Input
- Low Power
  - Low I<sub>Q</sub> of 85µA in Sleep Mode
  - SD0/1 Low-Power Quiescent Current is 10µA
  - SD2/3 Low-Power Quiescent Current is 5µA
  - LDO Low-Power Quiescent Current is 1.5µA
- Small Size
  - 70-Bump, 0.4mm Pitch, 10x7 Ball Array WLP, 4.1mm x 3.25mm x 0.7mm Package Size
  - 230mm<sup>2</sup> Total Solution Size

Ordering Information appears at end of data sheet.


## **Applications**

- Drones
- Smartphones/Tablet PCs
- Handheld Gaming Devices
- AR/VR Headsets
- Streaming Devices/Set-Top Boxes
- Home Automation Hubs
- Digital Cameras
- Automotive Aftermarket Accessories



## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## **Simplified Block Diagram**



## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **TABLE OF CONTENTS**

General Description	. 1
Applications	. 1
Benefits and Features	. 1
Simplified Block Diagram	. 2
Absolute Maximum Ratings	12
Package Information	12
WLP	12
Electrical Characteristics—Global Resources	14
Electrical Characteristics—ON/OFF Controller	18
Electrical Characteristics—Flexible Power Supply (FPS)	19
Electrical Characteristics—Step-Down Regulators (SD0–4A Output)	19
Electrical Characteristics—Step-Down Regulators (SD1–3A Output)	21
Electrical Characteristics—Step-Down Regulators (SD2/3–2A Output)	23
Electrical Characteristics—150mA PMOS LDO (LDO2, LDO4, LDO5, LDO6)	25
Electrical Characteristics—300mA PMOS LDO (LDO3)	27
Electrical Characteristics—150mA NMOS LDO (LDO0, LDO1)	29
Electrical Characteristics—300mA NMOS LDO (LDO8)	31
Electrical Characteristics—450mA NMOS LDO (LDO7)	32
Electrical Characteristics—GPIO	34
Electrical Characteristics—32kHz Oscillator	35
Electrical Characteristics—Backup Battery Charger	36
Typical Operating Characteristics	37
Bump Configuration	42
MAX77714	42
Bump Description	42
Detailed Description	46
OTP Options	46
Detailed Description—Global Resources	47
Voltage References, Bias Currents, and Timing References	47
Voltage Monitors	47
Thermal Monitors	47
Bidirectional Reset Input/Output	47
Global Shutdown	49
Global Shutdown Events with Sequenced Shutdown and Automatic Wakeup	49
Global Shutdown Events with Sequenced Shutdown to the OFF State	49
Global Shutdown Events with Immediate Shutdown	50
System Watchdog Timer	50

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

EN0 Functionality	51
Interrupt Logic	51
Detailed Description—ON/OFF Controller	52
ON/OFF Controller	52
Power-Up/Down Sequence	55
Immediate Shutdown	57
RESET	58
EN0	58
EN1	58
АСОК	58
SHDN	58
SMPL, ALARM1, and ALARM2	59
MBATT_OK and MBATTLOW	59
Resource Power Mode	59
Detailed Description—Flexible Power Supply (FPS)	60
Power-Off Event Recorder	60
Flexible Power Sequencer (FPS)	60
Features	61
FPS0	61
FPS1	62
FPS Sequence Power-Up/Down	62
FPS Sequence Sleep Entry/Exit	63
Detailed Description—Step-Down Regulators (SD0–4A Output)	63
Active Discharge	63
Output Monitoring	64
Enable and Power Mode Control	64
PCB Layout Guidelines	65
Detailed Description—Step-Down Regulators (SD1–3A Output)	65
Active Discharge	65
Output Monitoring	65
Enable and Power Mode Control	66
Detailed Description—Step-Down Regulators (SD2/3–2A Output)	66
Output Monitoring	66
Enable and Power Mode Control	67
Active Discharge Resistor	67
Soft-Start	68
Register and Reset Conditions	68
Detailed Description—150mA PMOS LDO (LDO2, LDO4, LDO5, LDO6)	68

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

Features and Benefits	68
Simplified Block Diagram	69
Active-Discharge Resistor.	70
Input Capacitor Selection	71
Output Capacitor Selection	71
P-Channel Linear Regulator Output Capaciitor	71
N-Channel Linear Regulator Output Capacitor	71
Bias	72
LDO Power Modes	72
Soft-Start and Dynamic Voltage Scaling (DVS)	72
Power-OK (POK) Comparators for Linear Regulators	72
Overvoltage Clamp	73
Detailed Description—GPIO	74
GPIO	74
Alternate Mode	74
Features and Benefits	74
GPIO Programming Matrix	75
Detailed Description—32kHz Oscillator	76
Features: 32kHz Oscillator	76
Operation Modes	76
Low-Jitter Mode and Low-Power Mode	77
Internal Ballast Capacitors	77
Buffered Output.	78
Silicon Oscillator	78
Detailed Description—Backup Battery Charger	79
Features	79
Detailed Description—Real-Time Clock (RTC)	80
Features	80
Writing to RTC	80
Reading from RTC	81
Sudden Momentary Power Loss (SMPL)	82
Detailed Description—I <sup>2</sup> C Interface	82
I <sup>2</sup> C Slave Address	82
Register Map	83
RTC	83
Register Details.	84
RTCINT (0x00)	84
RTCINTM (0x01)	85

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

RT	CCNTLM (0x02)	85
RT	CCNTL (0x03)	86
RT	CUPDATE0 (0x04)	87
RT	CUPDATE1 (0x05)	88
RT	CSMPL (0x06)	88
RT	CSEC (0x07)	89
RT	CMIN (0x08)	89
RT	CHOUR (0x09)	89
RT	CDOW (0x0A)	90
RT	СМОЛТН (0х0В)	90
RT	CYEAR (0x0C)	91
RT	CDOM (0x0D)	91
RT	CSECA1 (0x0E)	92
RT	CMINA1 (0x0F)	92
RT	CHOURA1 (0x10)	92
RT	CDOWA1 (0x11)	93
RT	CMONTHA1 (0x12)	94
RT	CYEARA1 (0x13)	94
RT	CDOMA1 (0x14)	94
RT	CSECA2 (0x15)	95
RT	CMINA2 (0x16)	95
RT	CHOURA2 (0x17)	95
RT	CDOWA2 (0x18)	96
RT	СМОЛТНА2 (0х19)	97
RT	CYEARA2 (0x1A)	97
RT	CDOMA2 (0x1B)	97
RT	C_TIME_OK (0x25)	98
PMIC	-GPIO	98
Regis	ter Details	102
IN	Т_ТОР (0х00)	102
IN	T_MBATTRST_TEMP (0x01)	103
IN	T_LVL2_ONOFF (0x02)	103
IN	T_LVL2_SD0_3 (0x03)	104
IN	T_LVL2_L0_7 (0x04)	105
IN	T_LVL2_L8 (0x05)	106
IN	T_LVL2_GPIO (0x06)	107
IN	Т_ТОРМ (0х07)	108
IN	TM_MBATTRST_TEMP (0x08)	109

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

INTM_ONOFF (0x09)	)9
INTM_SD0_3 (0x0A)	10
INT_MSK_L0_7 (0x0B) 11	11
INT_MSK_L8 (0x0C)	12
STAT_MBATTRST_TEMP (0x0D) 11	13
STAT_ONOFF (0x0E)	13
POERC0 (0x10)	14
POERC1 (0x11)	15
STAT_SD0_3 (0x20)	15
32K_STATUS (0x30)	16
32K_CONFIG (0x31)	16
CNFG_GLBL1 (0x90)	17
CNFG_GLBL2 (0x91)	18
CNFG_GLBL3 (0x92)	18
CNFG1_ONOFF (0x93)	19
CNFG2_ONOFF (0x94)	20
MSTR_PU_PD (0x95)	20
MSTR_SLPENTRY_EXIT (0x96) 12	21
BUCK_PWR_MD (0x97) 12	21
LDO_PWR_MD0_3 (0x98) 12	22
LDO_PWR_MD4_7 (0x99)	24
LDO_PWR_MD8 (0x9A)	25
LDO0FPS (0x9B)	26
LDO1FPS (0x9C)	27
LDO2FPS (0x9D)	27
LDO3FPS (0x9E)	28
LDO4FPS (0x9F)	28
LDO5FPS (0xA0)	29
LDO6FPS (0xA1)	30
LDO7FPS (0xA2)	30
LDO8FPS (0xA3)	31
SD0FPS (0xA4)	31
SD1FPS (0xA5)	32
SD2FPS (0xA6)	32
SD3FPS (0xA7)	
GPIO0FPS (0xA8)	34
GPIO1FPS (0xA9)	
GPIO2FPS (0xAA)	

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

GPIO7FPS (0xAB)	 135
RSTIOFPS (0xAC)	 136
SD0_CNFG1 (0x40)	 136
SD1_CNFG1 (0x41)	 137
SD2_CNFG1 (0x42)	 137
SD3_CNFG1 (0x43)	 137
SD0_CNFG2 (0x44)	 138
SD0_CNFG3 (0x45)	 139
SD1_CNFG2 (0x46)	 140
SD1_CNFG3 (0x47)	 141
SD2_CNFG2 (0x48)	 142
SD2_CNFG3 (0x49)	 142
SD3_CNFG2 (0x4A)	 143
SD3_CNFG3 (0x4B)	 144
LDO_CNFG1_L0 (0x50)	 145
LDO_CNFG2_L0 (0x51)	 145
LDO_CNFG1_L1 (0x52)	 146
LDO_CNFG2_L1 (0x53)	 146
LDO_CNFG1_L2 (0x54)	 147
LDO_CNFG2_L2 (0x55)	 147
LDO_CNFG1_L3 (0x56)	 148
LDO_CNFG2_L3 (0x57)	 148
LDO_CNFG1_L4 (0x58)	 149
LDO_CNFG2_L4 (0x59)	 149
LDO_CNFG1_L5 (0x5A) .	 150
LDO_CNFG2_L5 (0x5B) .	 150
LDO_CNFG1_L6 (0x5C) .	 151
LDO_CNFG2_L6 (0x5D) .	 151
LDO_CNFG1_L7 (0x5E) .	 152
LDO_CNFG2_L7 (0x5F) .	 152
LDO_CNFG1_L8 (0x60)	 153
LDO_CNFG2_L8 (0x61)	 153
LDO_CNFG3 (0x62)	 154
CNFG_GPIO0 (0x70)	 154
CNFG_GPIO1 (0x71)	 155
CNFG_GPIO2 (0x72)	 156
CNFG_GPIO3 (0x73)	 158
CNFG_GPIO4 (0x74)	 159

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

CNFG_GPIO5 (0x75)	6
CNFG_GPIO6 (0x76)	51
CNFG_GPIO7 (0x77)	;2
PUE_GPIO (0x78)	;4
PDE_GPIO (0x79)	5
AME_GPIO (0x7A)	6
CID0 (0xB0)	<b>;</b> 7
CID1 (0xB1)	<b>;</b> 7
CID2 (0xB2)	8
CID3 (0xB3)	8
CID4 (0xB4)	8
CNFG_BBC (0x80)	8
I2C_CTRL1 (0xC0)	;9
I2C_CTRL2 (0xC1)	;9
Typical Application Circuit	'1
Ordering Information	'1
Revision History	2

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **LIST OF FIGURES**

Figure 1. Global Resource Logic.	48
Figure 2. System Watchdog Timer	50
Figure 3. EN0 Functionality Options	51
Figure 4. Simplified Interrupt Status and Mask Logic	52
Figure 5. State Diagram: ON/OFF Controller Top Level	53
Figure 6. Flow Chart—Power-Up Sequence	55
Figure 7. Flow Chart—Power-Down Sequence	56
Figure 8. Flow Diagram: Immediate Shutdown	57
Figure 9. Reset Flow Diagram.	58
Figure 10. Flexible Power Sequencer	61
Figure 11. FPS Sequence Power-Up/Down	62
Figure 12. FPS Sleep Entry/Exit	63
Figure 13. Linear Regulator Functional Diagram	70
Figure 14. Block Diagram—32kHz Normal-Mode Operation	77
Figure 15. Flow Chart—Silicon Oscillator	79

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **LIST OF TABLES**

Table 1. OTP Options	46
Table 2. ON/OFF Controller Transition Conditions	53
Table 3. LDO and Step-Down Resource Power Mode	59
Table 4. 32k Resource Power Mode	59
Table 5. Basic LDO Topologies.	69
Table 6. GPIO Alternate Modes	74
Table 7. GPIO Programming Matrix	75
Table 8. 32kHz Crystal Oscillator Load Capacitance	78
Table 9. MAX77714 Slave Addresses.	82

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **Absolute Maximum Ratings**

1	о	р

Top	
	0.3V to V <sub>MBATT</sub> + 0.3V
	0.3V to V <sub>MBATT</sub> + 0.3V
	0.3V to V <sub>MBATT</sub> + 0.3V
nRST_IO to GND	0.3V to V <sub>MBATT</sub> + 0.3V
nIRQ to GND	0.3V to V <sub>INI2C</sub> + 0.3V
XOUT to XGND (Note1)	0.3V to VRTC + 0.3V
XIN to XGND (Note 1)	0.3V to VRTC + 0.3V
MBATT to GND	-0.3V to +6.0V
nRST_IO Sink Current	
DGND to GND	
XGND to GND	
LDO	
IN_LDO0_1 to GND	-0.3V to +6.0V
OUT_LDO0 to GND	0.3V to V <sub>IN LDO0-1</sub> + 0.3V
IN LDO2 to GND	-0.3V to +6.0V
OUT_LDO1 to GND	0.3V to V <sub>IN_LDO0-1</sub> + 0.3V
IN_LDO3_5 to GND	-0.3V to +6.0V
OUT_LDO2 to GND	0.3V to V <sub>IN LDO2</sub> + 0.3V
	-0.3V to +6.0V
OUT_LDO3 to GND	0.3V to V <sub>IN_LDO3-5</sub> + 0.3V
IN_LDO7_8 to GND	
OUT_LDO4 to GND	0.3V to V <sub>IN_LDO4-6</sub> + 0.3V
OUT_LDO5 to GND	0.3V to V <sub>IN LDO3-5</sub> + 0.3V
	0.3V to V <sub>IN LDO4-6</sub> + 0.3V
OUT_LDO7 to GND	0.3V to V <sub>IN LDO7-8</sub> + 0.3V
OUT_LDO8 to GND	0.3V to V <sub>IN LDO7-8</sub> + 0.3V
Stan Daum	

IN_SD0 to PG_SD0 IN_SD1 to PG_SD1 IN_SD2 to PG_SD2 LX_SD0 to PG_SD0 (Note 1)	
FB_SD0/1 to GND	
PG_SDx to GND	
IN_SD3 to PG_SD3	
LX_SD3 to PG_SD3 (Note 1)	3V to VIN SD3 + 0.3V
FB_SD2 to GND0.	3V to V <sub>IN SD2</sub> + 0.3V
FB_SD3 to GND	3V to V <sub>IN SD3</sub> + 0.3V
I <sup>2</sup> C	-
SDA, SCL to GND	0.3V to V <sub>INI2C</sub> + 0.3V
SDA Sink Current	25mA
GPIO	
GPIO_INB to GND	0.3V to +6.0V
GPIO4-7 to GND0.3\	/ to V <sub>GPIO_INB</sub> + 0.3V
GPIO0-3 to GND0	
GPIOx Source Current	
GPIOx Sink Current	
Operating Temperature Range	
Junction Temperature	
Storage Temperature Range	
Soldering Temperature (reflow)	+260°C

Step-Down

Note 1: The specified voltage limitation is for steady state conditions. Dead times of a few nano seconds exist as the dynamic stepdown regulator transitions from inductor charging to inductor discharging and vice versa. These dead times allow internal clamping diodes to PGNDx and INBx to forward bias (Vf~1V). When the LXx waveform is observed on a high-bandwidth oscilloscope (≥ 100MHz), the LXx transition edges are commonly seen with 1.5V spikes. These spikes are due to (1) the internal clamping diode forward voltage and (2) the high rate of current change through the current loop's inductance (V = L x di/dt). Designs must follow the recommended printed circuit board (PCB) layout in order to minimize this current loop's inductance.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Information**

#### WLP

Package Code	W703A4+1
Outline Number	<u>21-100187</u>
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:	
Junction to Ambient ( $\theta_{JA}$ )	37.43°C/W
Junction to Case $(\theta_{JC})$	NA

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications



For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## **Electrical Characteristics—Global Resources**

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
MAIN BATTERY POWE	R INPUT (MBATT	)					•
MBATT Operating Voltage Range	V <sub>MBATT</sub>			2.6		5.5	V
MBATT Undervoltage- Lockout Threshold	V <sub>MBATTUVLO</sub>	V <sub>MBATT</sub> falling, 200r	MBATT falling, 200mV hystersis				V
MBATT Overvoltage Lockout Threshold	V <sub>MBATTOVLO</sub>	V <sub>MBATT</sub> rising, 200m	MBATT rising, 200mV hysteresis			6.00	V
	IQ_MBATT	All regulators off, 32 power mode (PWR_ V <sub>MBATT</sub> = 3.6V, I <sub>BB</sub>	MD_32k = 0b1),	0.8	12	25	
Quiescent Supply Current	IQ_MBATT	All regulators off, 32ł power mode (PWR_ internal reference an (L_B_EN = 1), V <sub>MBA</sub> 0µA	MD_32k = 0b1), d bias circuitry active		42		μA
		Current into MBATT and all LDO power inputs,	Normal-power mode, all LDOs enabled		265		
No-Load LDO Supply Current		$V_{MBATT} = 3.6V.$ All LDO power inputs are 3.6V, I <sub>BBATT</sub> = 0µA, LDOs set to minimum output voltage, all step- down regulators disabled, 32kHz clock buffer disabled, 32kHz oscillator in low- power mode (PWR_MD_32k = 0b1), VIN_GPIOB = 0V. This does not include any current into nRST_IO or nIRQ	Low-power mode, LDO2-LDO6 enabled (PMOS)		58		μA

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## **Electrical Characteristics—Global Resources (continued)**

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Current into MBATT and all step-down power inputs, V <sub>MBATT</sub> =	Normal-power mode, all step- down regulators enabled		145		
No-Load Step-Down Supply Current		3.6V, all regulator inputs are 3.6V, IBBATT = 0μA, all step-downs enabled with their minimum output voltages, all LDOs disabled, 32kHz clock buffer disabled, 32kHz oscillator in low- power mode (PWR_MD_32k = 0b01), VIN_GPIOB = 0V. This does not include any current into nRST_IO or nIRQ	Low-power mode, all step-down regulators enabled		82.5		μΑ

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## **Electrical Characteristics—Global Resources (continued)**

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
No-Load LDO and Step-		Current into MBATT all step- down power inputs, and all LDO power inputs, V <sub>MBATT</sub> = 3.6V, all regulator inputs are 3.6V, IBBATT = 0µA, all regulators set to minimum output voltage. 32kHz clock buffer disabled, 32kHz oscillator in low- power mode (PWR_MD_32k = 0b01), VIN_GPIOB = 0V. This does not include any current into nRST_IO or nIRQ	Normal-power mode, all regulators enabled		375	375 520	μĄ
Down Supply Current		Current into MBATT all step- down power inputs, and all LDO power inputs, VMBATT = 3.6V, all regulator inputs are 3.6V, IBBATT = 0µA, all regulators set to minimum output voltage. 32kHz clock buffer disabled, 32kHz oscillator in low- power mode (PWR_MD_32k = 0b01), VIN_GPIOB = 0V. This does not include any current into nRST_IO or nIRQ	Low-power mode, all regulators except LDO0/1/7/8 (NMOS)		110	165	

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## **Electrical Characteristics—Global Resources (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
MBATT RESET COMPA	RATOR					•
		MBATT_RESET[2:0] = 0b000		2.7		
		MBATT_RESET[2:0] = 0b001		2.8		
		MBATT_RESET[2:0] = 0b010		2.9		
Reset Falling Threshold	V <sub>MBATT_RESE</sub>	MBATT_RESET[2:0] = 0b011	2.95	3.0	3.05	v
Range	т	MBATT_RESET[2:0] = 0b100		3.1		
		MBATT_RESET[2:0] = 0b101		3.2		
		MBATT_RESET[2:0] = 0b110		3.3		
		MBATT_RESET[2:0] = 0b111		3.4		
		MBATT_HYS[1:0] = b00		0.1		
Reset Threshold	V <sub>MBATT_RES</sub>	MBATT_HYS[1:0] = 0b01		0.2		
Hysteresis	ET_HYS	MBATT_HYS[1:0] = 0b10		0.3		V
		MBATT_HYS[1:0] = 0b11		0.4		
BIDIRECTIONAL RESET	INPUT/OUTPUT	(nRST_IO)				•
Reset Output Deassert Delay Time		OTP_TRSTO[1:0] = 0b00	0.8	1.0	1.2	- ms
		OTP_TRSTO[1:0] = 0b01		8		
	<sup>t</sup> RST_O	OTP_TRSTO[1:0] = 0b10		32		
		OTP_TRSTO[1:0] = 0b11		64		
Reset Input Debounce Timer	t <sub>DBNC_nRST_I</sub>		24	30	36	ms
Input High Voltage	VIH	RSO = 0	1.4			V
Input Low Voltage	VIL	RSO = 0			0.4	V
Input Hysteresis	V <sub>HYS</sub>	RSO = 0		50		mV
Innut Lookaga Current		$V_{MBATT}$ = 5.5V, $V_{nRST_{IO}}$ = 0V and 5.5V, RSO = 0, $T_A$ = +25°C		0.001	1	
Input Leakage Current		$V_{MBATT} = 5.5V, V_{nRST_IO} = 0V$ and 5.5V, RSO = 0, T <sub>A</sub> = +85°C		0.01		μA
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 4mA, RSO = 1			0.4	V
Output High Leakage		$V_{\text{MBATT}}$ = 5.5V, $V_{\text{nRST_IO}}$ = 0V and 5.5V, RSO = 0, $T_{\text{A}}$ = +25°C		0.001	1	
Current		$V_{\text{MBATT}}$ = 5.5V, $V_{\text{nRST_IO}}$ = 0V and 5.5V, RSO = 0, $T_{\text{A}}$ = +85°C		0.01		μA
DEDICATED ACTIVE-LC	W OPEN-DRAIN	OUTPUTS (nIRQ)				
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 4mA, RSO = 1			0.4	V
Output High Leakage		V <sub>MBATT</sub> = 5.5V, V <sub>nIRQ</sub> = 0V and 5.5V, RSO = 0, T <sub>A</sub> = +25°C		0.001	1	
Current	IOZH	V <sub>MBATT</sub> = 5.5V, V <sub>nIRQ</sub> = 0V and 5.5V, RSO = 0, T <sub>A</sub> = +85°C		0.01		μA

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **Electrical Characteristics—Global Resources (continued)**

(Limits are 100% tested at  $T_A = +25$ °C. Limits over the operating temperature range ( $T_A = -40$ °C to +85°C) and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	COND	MIN	TYP	MAX	UNITS	
THERMAL ALARM & SH	UTDOWN						
Thermal Alarm 1	T <sub>J110</sub>	T <sub>J</sub> rising, +5°C hyste	Г <sub>J</sub> rising, +5°C hysteresis				°C
Thermal Alarm 2	T <sub>J130</sub>	T <sub>J</sub> rising, +5°C hyste	T <sub>J</sub> rising, +5°C hysteresis		130		°C
Thermal Shutdown Temperature	T <sub>JSHDN</sub>	T <sub>J</sub> rising, +10°C hysteresis			145		°C
BACKUP-BATTERY POW	VER INPUT						
BBATT Current	IBBATT	V <sub>MBATT</sub> = 0V, PWR_MD_32k = 0b0	V <sub>BBATT</sub> = 3.00V		4.2	8	μΑ

#### **Electrical Characteristics—ON/OFF Controller**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
ON/OFF CONTROLLER			·			
Input Voltage High	VIH		1.4			V
Input Voltage Low	VIL				0.4	V
Input Hysteresis	V <sub>HYS</sub>			0.05		V
Manual Reset Time		MRT[2:0] = 0b000		2		
		MRT[2:0] = 0b001		3		]
		MRT[2:0] = 0b010		4		
		MRT[2:0] = 0b011		5		]
	<sup>t</sup> HRDRST	MRT[2:0] = 0b100		6		S
		MRT[2:0] = 0b101		8		
		MRT[2:0] = 0b110		10		1
		MRT[2:0] = 0b111		12		1
		MRT[2:0] = 0b000		2		
		MRT[2:0] = 0b001		2		1
		MRT[2:0] = 0b010		3		1
Manual Reset Warning		MRT[2:0] = 0b011		4		1
Time (MRWRN)	t <sub>MRWRN</sub>	MRT[2:0] = 0b100		5		s
		MRT[2:0] = 0b101		6		1
		MRT[2:0] = 0b110		8		1
		MRT[2:0] = 0b111		10		1

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **Electrical Characteristics—Flexible Power Supply (FPS)**

 $(V_{SYS} = 3.6V, T_A = -40^{\circ}C$  to +85°C, limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FLEXIBLE POWER SEQ	JENCE					
Flexible Power Sequencer Enable Delay	<sup>t</sup> FSDON	MAX77714 reference is already powered up prior to the enable command		91.5		μs
Flexible Power Sequencer Disable Delay	<sup>t</sup> FPSDOFF			152		μs
		MSTR_PU[2:0], MSTR_PD[2:0] = 0b000		31		
		MSTR_PU[2:0], MSTR_PD[2:0] = 0b001		63		
		MSTR_PU[2:0], MSTR_PD[2:0] = 0b010		127		
Flexible Power		MSTR_PU[2:0], MSTR_PD[2:0] = 0b011		256		
Sequencer Event Period	tfst	MSTR_PU[2:0], MSTR_PD[2:0] = 0b100		508		μs
		MSTR_PU[2:0], MSTR_PD[2:0] = 0b101		984		
		MSTR_PU[2:0], MSTR_PD[2:0] = 0b110		1936		
		MSTR_PU[2:0], MSTR_PD[2:0] = 0b111		3904		
Flexible Power Sequencer Event Period Timer Accuracy		Accuracy of the flexible power sequencer clock	-15		+15	%

## Electrical Characteristics—Step-Down Regulators (SD0–4A Output)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY VOLTAGE ANI	CURRENT					
Input Voltage Range	V <sub>INSD0</sub>		2.6		5.5	V
OUTPUT VOLTAGE						
Output Voltage Range	V <sub>OUT_SD0</sub>	I <sup>2</sup> C programmable in 10mV steps (SD0VOUT[6:0] = 0x01 to 0x7F)	0.26		1.52	V
Output Voltage	V <sub>OUT_ACC_N</sub> M_SD0	FPWM mode, normal-power mode, no load, $T_A = +25^{\circ}C$ , $V_{OUT\_SD0} = 1.0V$	-2		+2	- %
Accuracy	VOUT_ACC_LP M_SD0	Low-power mode, no load, $T_A = +25^{\circ}C$ , $V_{OUT\_SD0} = 1.000V$	-4		+4	
PERFORMANCE						
Switching Frequency	f <sub>SW</sub>	V <sub>SYS</sub> = 3.6V	1.8	2	2.2	MHz
Line Regulation		V <sub>INSD0</sub> = 2.6V to 5.5V, V <sub>OUT_SD0</sub> = 1.0V		0.2		%/V
Ooff Otart Class Data		SD0_SSRAMP = 0		2.5		
Soft-Start Slew Rate		SD0_SSRAMP = 1		10		- mV/µs
Output Voltage Ramp- Up/Down Slew Rate (DVS)				10		mV/µs

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## Electrical Characteristics—Step-Down Regulators (SD0–4A Output) (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PMOS ON Resistance	<b>D</b>	$V_{SYS} = V_{IN}SD0} = 5V, I_{OUT} = 150mA$		38	60	
PMOS ON Resistance	R <sub>ON_PCH</sub>	V <sub>SYS</sub> = V <sub>IN_SD0</sub> = 3.6V, I <sub>OUT</sub> = 150mA		48	60	- mΩ
	D	$V_{SYS} = V_{IN}SD0} = 5V, I_{OUT} = 150mA$		18	40	
NMOS ON Resistance	R <sub>ON_NCH</sub>	V <sub>SYS</sub> = V <sub>IN_SD0</sub> = 3.6V, I <sub>OUT</sub> = 150mA		24	40	- mΩ
NMOS Zero-Crossing	IZX_SKIP	SKIP mode		20		mA
Threshold	IZX_PWM	Low-power mode		20		- mA
	IL_LX_25C	V <sub>LXSD0</sub> = 5.5V or 0V, T <sub>A</sub> = +25°C		0.1	1	
LX Leakage	IL_LX_85C	V <sub>LXSD0</sub> = 5.5V or 0V, T <sub>A</sub> = +85°C (Note 2)		1		μA
Output Active Discharge Resistance	R <sub>DISCHG_SD0</sub>	Resistance from FBB0 to PGND0, output disabled		100		Ω
Turn-On Delay Time	tON_DLY_SD0	EN signal to LX switching with bias on		200		μs
OUTPUT CURRENT						1
Maximum Output Current	IOUT_MAX_NM	RMS, normal mode	4000			mA
PMOS Peak Current		T <sub>A</sub> = +25°C	4825	5250	5675	m A
Limit	ILIMP	T <sub>A</sub> = -40°C to +85°C	4825	5250	5675	- mA
NMOS Valley Current Limit	I <sub>LIMV</sub>			3000		mA
NMOS (Negative) Current Limit	I <sub>LIMN</sub>			2000		mA
BROWNOUT COMPARA	TOR					
		Normal-power mode, falling threshold, SD0_BO_THR[1:0] = 0b00		77		
Output-Brownout		Normal-power mode, falling threshold, SD0_BO_THR[1:0] = 0b01		81		
Threshold	V <sub>BO_SD0</sub>	Normal-power mode, falling threshold, SD0_BO_THR[1:0] = 0b10		85.7		- %
		Normal-power mode, falling threshold, SD0_BO_THR[1:0] = 0b11		91		
Output-Brownout Accuracy		Normal-Power Mode. V <sub>OUT_SD0</sub> = 1.0V (SD0_VOUT[6:0])	-4.5		+4.5	%
Output-Brownout Threshold (Low-Power Mode)	V <sub>BO_SD0</sub>	Falling threshold, low-power mode		86.0		%
Output-Brownout Accuracy		Low-power mode. V <sub>OUT_SD0</sub> = 1.0V (SD0_VOUT[6:0])	-4		+4	%
Output-Brownout Hysteresis Range	VBO_HYS_SD0	2-Bit control over I <sup>2</sup> C. Max rising threshold limited to 96%	5		20	%
Brownout-Voltage Hysteresis Programming Step Size		Programmable with SD0_BO_HYS[1:0]		5		%

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### Electrical Characteristics—Step-Down Regulators (SD0–4A Output) (continued)

 $(V_{SYS} = 3.6V, T_A = -40^{\circ}C$  to +85°C, limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output-Brownout Hysteresis (Low-Power Mode)	V <sub>BO_HYS_SD0</sub> _LPM			5		%
OV COMPARATOR	•					
Output OV Trip Level	VOUT_SD0_OV	Rising edge, SD0_OV_THR = 1		117.1		%
Output OV Hysteresis		SD0_OV_THR = 1		8.6		%
Output OV Trip Level	VOUT_SD0_OV	Rising edge, SD0_OV_THR = 0		108.5		%
Output OV Hysteresis		SD0_OV_THR = 0		3.9		%
Output OV Trip Level (Low-Power Mode)	V <sub>OUT_SD0_OV</sub>	Rising edge, low-power mode		108.3		%
Output OV Hysteresis (Low-Power Mode)		Low-power mode		3.9		%

Note 2: Design guidance only and is not production tested.

## Electrical Characteristics—Step-Down Regulators (SD1–3A Output)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY VOLTAGE ANI	CURRENT					
Input Voltage Range	V <sub>IN_SD1</sub>		2.6		5.5	V
OUTPUT VOLTAGE						
Output Voltage Range	VOUT_SD1	I <sup>2</sup> C programmable in 10mV steps (SD1VOUT[6:0] = 0x01 to 0x7F)	0.26		1.52	V
Output Voltage Accuracy	V <sub>OUT_ACC_N</sub> M_SD1	FPWM mode, normal mode, no load, $T_A$ = +25°C, V <sub>OUT_SD1</sub> = 1.0V	-2		+2	- %
	VOUT_ACC_LP M_SD1	Low-power mode, no load, $T_A = +25^{\circ}C$ , $V_{OUT_SD1} = 1.000V$	-4		+4	70
PERFORMANCE						
Switching Frequency	f <sub>SW</sub>	V <sub>MBATT</sub> = 3.6V	1.8	2	2.2	MHz
Line Regulation		$V_{INSD1}$ = 2.6V to 5.5V, $V_{OUT}$ _SD1 = 1.0V		0.2		%/V
PMOS ON Resistance	Paul and	V <sub>MBATT</sub> = V <sub>INSD1</sub> = 5V, I <sub>OUT</sub> = 150mA		45	90	- mΩ
PINOS ON Resistance	R <sub>ON_PCH</sub>	V <sub>MBATT</sub> = V <sub>INSD1</sub> = 3.6V, I <sub>OUT</sub> = 150mA		58	90	
NMOS ON Resistance		V <sub>MBATT</sub> = V <sub>INSD1</sub> = 5V, I <sub>OUT</sub> = 150mA		28	60	- mΩ
NINOS ON RESISTANCE	R <sub>ON_NCH</sub>	V <sub>MBATT</sub> = V <sub>INSD1</sub> = 3.6V, I <sub>OUT</sub> = 150mA		35	60	
NMOS Zero-Crossing	IZX_SKIP	Skip mode		20		m 4
Threshold	IZX_PWM	Low-power mode		20		- mA
	IL_LX_25C	V <sub>LXSD1</sub> = 5.5V or 0V, T <sub>A</sub> = +25°C		0.1	1	
LX Leakage	IL_LX_85C	$V_{LXSD1}$ = 5.5V or 0V, $T_A$ = +85°C (Note 3)		1		μA

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## Electrical Characteristics—Step-Down Regulators (SD1–3A Output) (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Active Discharge Resistance	RDISCHG_SD1	Resistance from FB_SD1 to PG_SD1, output disabled		100		Ω
Turn-On Delay Time	tON_DLY_SD1	EN signal to LX switching with bias on		200		μs
BROWNOUT COMPARA	TOR					
		Normal-power mode, falling threshold, SD1_BO_THR[1:0] = 0b00		77		
Output-Brownout		Normal-power mode, falling threshold, SD1_BO_THR[1:0] = 0b01	81			
Threshold	V <sub>BO_SD1</sub>	Normal-power mode, falling threshold, SD1_BO_THR[1:0] = 0b10		85.7		%
		Normal-power mode, falling threshold, SD1_BO_THR[1:0] = 0b11		91		
Output-Brownout Accuracy		Normal-power mode. V <sub>OUT_SD1</sub> = 1.0V (SD1_VOUT[6:0])	-4.5		+4.5	%
Output-Brownout Threshold (Low Power Mode)	V <sub>BO_SD1</sub>	Falling threshold, low-power mode		86.0		%
Output-Brownout Accuracy		Low-power mode, V <sub>OUT_SD1</sub> = 1.0V (SD1_VOUT[6:0])	-4		+4	%
Output-Brownout Hysteresis Range	V <sub>BO_HYS_SD1</sub>	2-Bit control over I <sup>2</sup> C. Max rising threshold limited to 96%	5		20	%
Brownout-Voltage Hysteresis Programming Step Size		Programmable with SD1_BO_HYS[1:0]		5		%
Output-Brownout Hysteresis (Low-Power Mode)	V <sub>BO_HYS_SDx</sub> _LPM			5		%
OUTPUT CURRENT						
Maximum Output Current	IOUT_MAX_NM _SD1	RMS, normal mode	3000			mA
PMOS Peak Current		T <sub>A</sub> = +25°C	3825	4250	5100	m 4
Limit	ILIMP	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	3825	4250	5200	mA
NMOS Valley Current Limit	I <sub>LIMV</sub>			3000		mA
NMOS (Negative) Current Limit	I <sub>LIMN</sub>			2000		mA
OV COMPARATOR						
Output OV Trip Level	VOUTSD1_OV	Rising edge, SD1_OV_THR = 1		117.1		%
Output OV Hysteresis	_	SD1_OV_THR = 1		8.6		%
Output OV Trip Level	VOUTSD1_OV	Rising edge, SD1_OV_THR = 0		108.5		%
Output OV Hysteresis		SD1_OV_THR = 0		3.9		%

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### Electrical Characteristics—Step-Down Regulators (SD1–3A Output) (continued)

 $(V_{SYS} = 3.6V, T_A = -40^{\circ}C$  to +85°C, limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output OV Trip Level (Low-Power Mode)	VOUTSD1_OV	Rising edge, low-power mode		108.3		%
Output OV hysteresis (Low-Power Mode)		Low-power mode		3.9		%

Note 3: Design guidance only and is not production tested.

## Electrical Characteristics—Step-Down Regulators (SD2/3–2A Output)

 $(V_{SYS} = 3.6V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ limits are } 100\% \text{ tested at } T_A = +25^{\circ}C. \text{ Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY VOLTAGE AND	CURRENT					
Input Voltage Range	V <sub>IN_SDx</sub>		2.6		5.5	V
OUTPUT VOLTAGE						
	V <sub>OUT_SD2</sub>	Programmable in 6.25mV steps with SD2VOUT[7:0]	0.600		2.194	v
Output Voltage Range	V <sub>OUT_SD3</sub>	Programmable in 12.5mV steps with SD3VOUT[7:0]	0.600		3.78	
	VOUT_ACC_N M_SD2	FPWM mode, normal-power mode, no load, V <sub>OUT_SD2</sub> = 1.1V	-2		+2	
Output Voltage Accuracy	VOUT_ACC_LP M_SD2	Low-power mode, no load, V <sub>OUT_SD2</sub> = 1.1V	-4		+4	%
	Vout_acc_n M_SD3	FPWM mode, normal mode, no load, V <sub>OUT_SD3</sub> = 1.1V	-2		+2	~ %
	VOUT_ACC_LP M_SD3	Low-power mode, no Load, V <sub>OUT_SD3</sub> = 1.1V	-4		+4	l
OUTPUT CURRENT						
Maximum Output Current	IOUT_MAX_NM _SD2_3	RMS, normal mode, L = 1µH	2000			mA
PMOS Peak Current	l	V <sub>MBATT</sub> = 3.6V	2300	2875	4200	mA
Limit	ILIMP	V <sub>MBATT</sub> = 5V	2300	2875	4200	IIIA
NMOS Valley Current	l. u.o.	V <sub>SYS</sub> = 3.6V		2125		mA
Limit	ILIM∨	V <sub>SYS</sub> = 5V		2125		IIIA
NMOS Negative Current	h	V <sub>SYS</sub> = 3.6V		800		m 4
Limit	ILIMN	V <sub>SYS</sub> = 5V		800		mA
PERFORMANCE						
Line Regulation		V <sub>MBATT</sub> = V <sub>IN_SD2_3</sub> = 2.6V to 5.5V		0.2		%/V
Switching Frequency	f	V <sub>MBATT</sub> = 3.3V	1.8	2	2.2	MHz
Switching Frequency	fsw	V <sub>MBATT</sub> = 5V	1.8	2	2.2	
Soft Stort Slow Data		Fixed for SD2	6.5		m)//o	
Soft-Start Slew Rate		Fixed for SD3		17		mV/µs

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## Electrical Characteristics—Step-Down Regulators (SD2/3–2A Output) (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Ramp- Up Slew Rate		Fixed for SD2, 3 (Notes 4, 7, 8 ), C_{OUT} = $22\mu F$		40		mV/µs
Output Voltage Ramp- Down Slew Rate		Fixed for SD2, 3 (Notes 4, 7), $C_{OUT}$ = 22µF, SDxFPWMEN = 1 (x = 1, 2), no load		18		mV/µs
PMOS ON Resistance	Paul and	$V_{SYS} = V_{IN}SDx} = 3.6V, I_{OUT} = 150mA$		100	150	mΩ
PINOS ON Resistance	R <sub>ON_PCH</sub>	$V_{SYS} = V_{IN}SDx} = 5V, I_{OUT} = 150mA,$		100	150	11152
NMOS ON Resistance	Ron Nou	$V_{SYS} = V_{IN}SDx} = 3.6V, I_{OUT} = 150mA$		60	100	mΩ
NINOS ON Resistance	R <sub>ON_NCH</sub>	$V_{SYS} = V_{IN}SDx} = 5V, I_{OUT} = 150mA$		60	100	11152
NMOS Zero-Crossing Threshold	I <sub>ZX</sub>	SKIP mode		20		mA
	IL_LX_25C	$V_{LX2_3}$ = 5.5V or 0V, $T_A$ = +25°C		0.1	1	
LX Leakage	IL_LX_85C	V <sub>LX2_3</sub> = 5.5V or 0V, T <sub>A</sub> = +85°C (Note 4)		1		μA
Output Active Discharge Resistance	R <sub>DISCHG_SDx</sub>	Resistance from FBBx to PGNDx, output disabled, (Note 6)		100		Ω
Turn-On Delay Time	tON_DLY_SDx	EN Signal to LX Switching with Bias ON		30		μs
BROWNOUT COMPARA	TOR	· · · · · ·				
		Normal-power mode, falling threshold, SDx_BO_THR[1:0] = 0b00		75		
Output-Brownout	V <sub>BO_SDx</sub>	Normal-power mode, falling threshold, SDx_BO_THR[1:0] = 0b01		80		
Threshold		Normal-power mode, falling threshold, SDx_BO_THR[1:0] = 0b10		85		- %
		Normal-power mode, falling threshold, SDx_BO_THR[1:0] = 0b11		90		
Output-Brownout Accuracy		Normal-power mode. V <sub>OUT_SDx</sub> = 1.0V (SDxVOUT[7:0])	-4		+4	%
Output-Brownout Threshold (Low-Power Mode)	V <sub>BO_SDx</sub>	Falling threshold, low-power mode		86.0		%
Output-Brownout Accuracy		Low-power mode. V <sub>OUT_SDx</sub> = 1.0V (SDxVOUT[7:0])	-4		+4	%
Output-Brownout Hysteresis Range	V <sub>BO_HYS_SDx</sub>	2-Bit control over I <sup>2</sup> C. Max rising threshold limited to 96%	5		20	%
Brownout-Voltage Hysteresis Programming Step Size		Programmable with SDx_BO_HYS[1:0]		5		%
Output-Brownout Hysteresis (Low-Power Mode)	V <sub>BO_HYS_SDx</sub> _LPM			5		%

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### Electrical Characteristics—Step-Down Regulators (SD2/3–2A Output) (continued)

 $(V_{SYS} = 3.6V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ limits are } 100\% \text{ tested at } T_A = +25^{\circ}C. \text{ Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN TYP MAX			UNITS
OV COMPARATOR						
Output OV Trip Level	V <sub>OUTSDx_OV</sub>	Rising edge, SDx_OV_THR = 1, referenced to output voltage setting		116.6		%
Output OV Hysteresis		SDx_OV_THR = 1		9.1		%
Output OV Trip Level	V <sub>OUTSDx_OV</sub>	Rising edge, SDx_OV_THR = 0 referenced to output voltage setting	108.3			%
Output OV Hysteresis		SDx_OV_THR = 0		2.8		%
Output OV Trip Level (Low-Power Mode)	VOUTSDx_OV	Rising edge, low-power mode		108.3		%
Output OV Hysteresis (Low-Power Mode)		Low-power mode		2.8		%

Note 4: Design guidance only and is not production tested.

**Note 5:** Individual step-down supply current is not production tested. It is covered by a combined test by turning on all step-down regulators.

Note 6: There is an n-channel MOSFET in series with the output active discharge resistance. This NMOS requires V<sub>SYS</sub> > 1.2V to be enhanced.

Note 7: The ramp-down slew rate when the output voltage is decreased via I<sup>2</sup>C is a function of the negative current limit and the output capacitance. With no load, forced PWM mode, and 22µF output capacitor, the ramp-down slew rate is dv/dt = i / C = 0.4A / 22µF = 18mV/µs.

**Note 8:** DVS and soft-start ramp rates can be expected to vary by up to 30%.

**Note 9:** The input and output voltage range of SD2/3 ensure that the 90% duty cycle limitation can never practically be reached. Additionally, SD2/3 is capable of 100% duty cycle for output voltages above 1.9V.

## Electrical Characteristics—150mA PMOS LDO (LDO2, LDO4, LDO5, LDO6)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
GENERAL CHARACTER	ISTICS						
Input Voltage Range	V <sub>IN_LDOx</sub>	Guaranteed by output	ut accuracy	1.7		5.5	V
Undervoltage Lockout	V <sub>UVLOxx</sub>	Rising, 100mV hyste	ising, 100mV hysteresis			1.7	V
		V is the	50mV/step (6-bit), LDO2, LDO5, LDO6	0.8		3.95	
Output Voltage Range	V <sub>OUTxx</sub>	V <sub>OUT</sub> +0.3V	50mV step from 0.4V to 0.5V and 12.5mV step (7-bit), LDO4 from 0.5 to 1.275V	0.4		1.275	V
Maximum Output		Guaranteed by	Normal mode	150			
Current	IMAXxx	Output Accuracy	Low-Power mode		5		mA

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

# Electrical Characteristics—150mA PMOS LDO (LDO2, LDO4, LDO5, LDO6) (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
CORE PERFORMANCE	SPECIFICATION	IS					
		Normal mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, I <sub>OUT</sub> = 0.1mA to I <sub>MAX</sub> , V <sub>NOM</sub> set to any voltage	-3		+3	
Output Voltage Accuracy		LDO4 Normal mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, I <sub>OUT</sub> = 0.1mA to I <sub>MAX</sub> , V <sub>NOM</sub> set to any voltage	-4.5		+4.5	%
		Low-power mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, I <sub>OUT</sub> = 0.1mA to 5mA, V <sub>NOM</sub> set to any voltage	-5		+5	
Load Regulation (Note		Normal mode	$I_{OUT} = 0.1mA to$ $I_{MAX}, VIN =$ $V_{NOM}+0.3V with$ $1.7V$ minimum V <sub>NOM</sub> set to any voltage		0.05		- %
15)		Low-power mode	$I_{OUT} = 0.1mA \text{ to}$ $5mA, V_{IN} =$ $V_{NOM}+0.3V \text{ with}$ $1.7V$ minimum, V <sub>NOM</sub> set to any voltage		0.05		
Line Regulation (Note 15)		Normal mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, I <sub>OUT</sub> = 0.1mA, V <sub>NOM</sub> set to any voltage		0.01		%/V
Line Regulation (Note15)		Low-power mode	$V_{IN} = V_{NOM} + 0.3 \text{ to}$ 5.5V with 1.7V minimum. I <sub>OUT</sub> = 0.1mA, V <sub>NOM</sub> set to any voltage		0.01		%/V
		Normal mode,	V <sub>IN</sub> = 3.7V		50	100	
		I <sub>OUT</sub> = I <sub>MAX</sub> , LDO4 not tested	V <sub>IN</sub> = 1.7V		150 3	300	1
ropout Voltage V <sub>DOxx</sub>	Low-power mode, I <sub>OUT</sub> = 5mA, V <sub>IN</sub> = 3.7V			150	300	mV	

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

# Electrical Characteristics—150mA PMOS LDO (LDO2, LDO4, LDO5, LDO6) (continued)

 $(V_{SYS} = 3.7V, V_{IN\_LDO} = 3.7V, C_{IN\_LDO} = 1\mu F, C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range (T<sub>A</sub>=-40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
Output Current Limit	I <sub>LIMxx</sub>	V <sub>OUT</sub> = 0V, % of I <sub>M</sub>	ΑX	110	180	250	%
DYNAMIC CHARACTER	ISTICS						
Soft-Start and Dynamic		After enabling, SS_L	After enabling, SS_Lx = 1 (Note 10)		5		
Voltage Change Ramp Rate	t <sub>SSxx</sub>	After enabling, SS_L	x = 0 (Note 10)	100			mV/µs
Active Discharge Resistance		Output disabled, V <sub>O</sub> from OUT_LDOx to discharge enabled (I		65		Ω	
THERMAL SHUTDOWN		•					
Thermal Shutdown		Output disabled or	T <sub>J</sub> rising		165		<b>.</b>
mermai Shuluown		enabled	•		150		
POWER-OK COMPARAT	OR						
Power-OK Threshold	V <sub>POKTHL</sub>	V <sub>OUT</sub> when V <sub>POK</sub> switches	V <sub>OUT</sub> falling	84	87		%
Power Okay Threshold	V <sub>POKTHL</sub>	$V_{OUT}$ when $V_{POK}$ switches	V <sub>OUT</sub> rising		92	96	%

**Note 10:** Limits are 100% production tested at  $T_A = +25$ °C. Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.

Note 11: Does not include ESR of the capacitance or trace resistance of the PCB.

## Electrical Characteristics—300mA PMOS LDO (LDO3)

PARAMETER	SYMBOL	COND	CONDITIONS		TYP	MAX	UNITS
GENERAL CHARACTER	ISTICS						
Input Voltage Range	V <sub>IN_LDOx</sub>	Guaranteed by output	uaranteed by output accuracy			5.5	V
Undervoltage Lockout	V <sub>UVLOxx</sub>	Rising, 100mV hyste	Rising, 100mV hysteresis		1.6	1.7	V
Output Voltage Range	V <sub>OUTxx</sub>	V <sub>INxx</sub> is the maximum of 3.7 or V <sub>OUT</sub> +0.3V	50mV/Step (6-bit), LDO3	0.8		3.95	V
Maximum Output	<b>I</b>	Guaranteed by	Normal mode	300			m 4
Current	IMAXxx	output accuracy	Low-power mode		5		mA

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## Electrical Characteristics—300mA PMOS LDO (LDO3) (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
CORE PERFORMANCE	SPECIFICATION	IS					
Output Voltage		Normal mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, I <sub>OUT</sub> = 0.1mA to I <sub>MAX</sub> , V <sub>NOM</sub> set to any voltage	-3		+3	~ %
Accuracy		Low-power mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, I <sub>OUT</sub> = 0.1mA to 5mA, V <sub>NOM</sub> set to any voltage	-5		+5	7 %
Load Regulation (Note		Normal mode	$I_{OUT} = 0.1mA \text{ to}$ $I_{MAX}, VIN =$ $V_{NOM}+0.3V \text{ with}$ $1.7V$ minimum $V_{NOM}$ set to any voltage		0.05		- %
15)		Low-power mode	$I_{OUT} = 0.1mA \text{ to}$ $5mA, V_{IN} =$ $V_{NOM}+0.3V \text{ with}$ $1.7V$ minimum, V <sub>NOM</sub> set to any voltage		0.05		70
Line Regulation (Note 15)		Normal mode	$\label{eq:VIN} \begin{array}{l} V_{IN} = V_{NOM} + 0.3V \\ \text{to 5.5V with 1.7V} \\ \text{minimum, } I_{OUT} = \\ 0.1\text{mA, } V_{NOM} \text{ set} \\ \text{to any voltage} \end{array}$		0.01		%/V
Line Regulation (Note15)		Low-power mode	$\label{eq:VIN} \begin{array}{l} V_{IN} = V_{NOM} + 0.3 \ to \\ 5.5V \ with \ 1.7V \\ minimum. \ I_{OUT} = \\ 0.1mA, \ V_{NOM} \ set \\ to \ any \ voltage \end{array}$		0.01		%/V
		Normal mode,	V <sub>IN</sub> = 3.7V		50	100	
Dreneut \ (elterre	V	I <sub>OUT</sub> = I <sub>MAX</sub>	V <sub>IN</sub> = 1.7V		150	450	
Dropout Voltage	V <sub>DOxx</sub>	Low-power mode, $I_{OUT}$ = 5mA, $V_{IN}$ = 3.7V			150	300	mV
Output Current Limit	I <sub>LIMxx</sub>	$V_{OUT}$ = 0V, % of I <sub>MA</sub>	AX	110	180	250	%
DYNAMIC CHARACTERI	STICS	1					
Soft-Start and Dynamic- Voltage-Change Ramp	mic-	After enabling (Note 12)	SS_Lx = 1		5		mV/µs
Rate	t <sub>SSxx</sub>	After enabling, (Note 12)	SS_Lx = 0		100		

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### Electrical Characteristics—300mA PMOS LDO (LDO3) (continued)

 $(V_{SYS} = 3.7V, V_{IN\_LDO} = 3.7V, C_{IN\_LDO} = 1\mu F, C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Active Discharge Resistance		from OUT_LDOx to	Output disabled, V <sub>OUT</sub> = 1V, resistance from OUT_LDOx to GND, active discharge enabled (ADE_LX = 1)				Ω
THERMAL SHUTDOWN							
Thermal Shutdown		Output disabled or	T <sub>J</sub> rising		165		°C
		enabled	T <sub>J</sub> falling		150		
POWER OK COMPARAT	OR						
Dower OK Threshold	VPOKTHL VOUT when VPC switches	VOUT when VPOK	V <sub>OUT</sub> falling	84	87		%
Power OK Threshold			V <sub>OUT</sub> rising		92	96	70

**Note 12:** Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.

**Note 13:** Does not include ESR of the capacitance or trace resistance of the PCB.

## Electrical Characteristics—150mA NMOS LDO (LDO0, LDO1)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
GENERAL CHARACTER	RISTICS						
Input Voltage Range	V <sub>IN_LDOx</sub>	Guaranteed by outp	ut accuracy	VOUT		5.5	V
Output Voltage Range	V <sub>OUTxx</sub>	V <sub>INxx</sub> is the maximum of 3.7 or V <sub>OUT</sub> +0.3V	25mV/step (6-bit), LDO0, LDO1	0.8		2.375	V
Maximum Output	1	Guaranteed by	Normal mode	150			m 4
Current		output accuracy	Low-power mode		5		mA
CORE PERFORMANCE	SPECIFICATION	IS					
		Normal mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V, I <sub>OUT</sub> = 0.1mA to I <sub>MAX</sub> , V <sub>NOM</sub> set to any voltage, V <sub>MBATT</sub> = V <sub>NOM</sub> +1.5V with 2.45V minimum	-3		+3	P(
Output Voltage Accuracy		Low-power mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V, $I_{OUT} =$ 0.1mA to 5mA, $V_{NOM}$ set to any voltage, $V_{MBATT} =$ $V_{NOM} + 1.5V$ with 2.45V minimum	-5		+5	- %

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## Electrical Characteristics—150mA NMOS LDO (LDO0, LDO1) (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS	
Load Regulation (Note		Normal mode	$I_{OUT} = 0.1\text{mA to}$ $I_{MAX}, V_{IN} =$ $V_{NOM}+0.3\text{V},$ $V_{MBATT} =$ $V_{NOM}+1.5\text{V with}$ 2.45V minimum		0.05		- %	
15)		Low-power mode	$I_{OUT} = 0.1mA to$ $5mA, V_{IN} =$ $V_{NOM}+0.3V,$ $V_{MBATT} =$ $V_{NOM}+1.5V with$ $2.45V minimum$		0.05			
Line Regulation (Note 15)		Normal mode	V <sub>IN</sub> = V <sub>NOM</sub> +0.3V to 5.5V, I <sub>OUT</sub> = 0.1mA		0.01		%/V	
Line Regulation (Note15)		Low-power mode	$V_{MBATT} = V_{NOM}+0.3V \text{ to} \\ 5.5V \text{ with } 2.45V \\ \text{minimum, } V_{IN} = V_{NOM}+0.3V \text{ to} \\ 5.5V, I_{OUT} = 0.1\text{mA}$		0.01		%/∨	
		Normal mode, I <sub>OUT</sub> = I <sub>MAX</sub>	V <sub>MBATT-VOUT</sub> = 2.5V		50	100		
Dropout Voltage	V <sub>DOxx</sub>		V <sub>MBATT-</sub> V <sub>OUT</sub> = 1.7V		150	300	mV	
		Low Power Mode, I <sub>OUT</sub> = 5mA, V <sub>IN</sub> = 3.7V			150	300	_	
Output Current Limit	I <sub>LIMxx</sub>	V <sub>OUT</sub> = 0V, % of I <sub>M</sub>	ΑX	103	180	250	%	
DYNAMIC CHARACTERI	STICS							
Soft-Start and Dynamic- Voltage-Change Ramp	4	After enabling, (Note 14)	SS_Lx = 0		100		mV/µs	
Rate	t <sub>SSxx</sub>	After enabling (Note 14)	SS_Lx = 1		5		πν/μ5	
Active Discharge Resistance		Output disabled, V <sub>O</sub> from OUT_LDOx to discharge enabled (/	GND, active		65		Ω	
THERMAL SHUTDOWN								
Thermal Shutdown		Output disabled or	T <sub>J</sub> rising		165		- °C	
		enabled	T <sub>J</sub> falling		150			
POWER OKAY COMPAR	ATOR							
Power-OK Threshold	VDOKTU	$V_{OUT}$ when $V_{POK}$	V <sub>OUT</sub> falling	84	87		- %	
	VPOKTHL switches	switches	V <sub>OUT</sub> rising		92	96		

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

**Note 14:** Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.

Note 15: Does not include ESR of the capacitance or trace resistance of the PCB.

## Electrical Characteristics—300mA NMOS LDO (LDO8)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
GENERAL CHARACTER	RISTICS						
Input Voltage Range	VIN LDOX	Guaranteed by outp	ut accuracy	V <sub>OUT</sub>		5.5	V
Output Voltage Range	V <sub>OUTxx</sub>	V <sub>INxx</sub> is the maximum of 3.7 or V <sub>OUT</sub> +0.3V	50mV/step (6-bit), LDO8	0.8		3.95	v
Maximum Output	have	Guaranteed by	Normal mode	300			mA
Current	IMAXxx	output accuracy	Low-power mode		5		
CORE PERFORMANCE	SPECIFICATION	NS					
Output Voltage		Normal mode	$\begin{array}{l} V_{\text{IN}} = V_{\text{NOM}} + 0.3V \\ \text{to 5.5V, } I_{\text{OUT}} = \\ 0.1mA \text{ to } I_{\text{MAX}}, \\ V_{\text{NOM}} \text{ set to any} \\ \text{voltage, } V_{\text{MBATT}} = \\ V_{\text{NOM}} + 1.5V \text{ with} \\ 2.45V \text{ minimum} \end{array}$	-3		+3	- %
Accuracy		Low-power mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V, I <sub>OUT</sub> = 0.1mA to 5mA, V <sub>NOM</sub> set to any voltage, V <sub>MBATT</sub> = V <sub>NOM</sub> + 1.5V with 2.45V minimum	-5		+5	- 70
Load Regulation (Note		Normal mode	$I_{OUT} = 0.1 \text{mA to}$ $I_{MAX}, V_{IN} =$ $V_{NOM}+0.3V,$ $V_{MBATT} =$ $V_{NOM}+1.5V \text{ with}$ 2.45V minimum		0.05		
15)		Low-power mode	$I_{OUT} = 0.1\text{mA to}$ $5\text{mA}, V_{IN} =$ $V_{NOM}+0.3V,$ $V_{MBATT} =$ $V_{NOM}+1.5V \text{ with}$ $2.45V \text{ minimum}$		0.05		- %
Line Regulation (Note 15)		Normal mode	V <sub>IN</sub> = V <sub>NOM</sub> +0.3V to 5.5V, I <sub>OUT</sub> = 0.1mA		0.01		%/V
Line Regulation (Note15)		Low-power mode	$V_{\text{MBATT}} = V_{\text{NOM}} + 0.3V \text{ to } 5.5V \text{ with} \\ 2.45V \text{ minimum}, \\ V_{\text{IN}} = V_{\text{NOM}} + 0.3V \\ \text{to } 5.5V, I_{\text{OUT}} = 0.1\text{mA}$		0.01		%/V

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### Electrical Characteristics—300mA NMOS LDO (LDO8) (continued)

 $(V_{SYS} = 3.7V, V_{IN\_LDO} = 3.7V, C_{IN\_LDO} = 1\mu$ F,  $C_{OUT\_LDO} = 2.2\mu$ F. Limits are 100% production tested at  $T_A = +25^{\circ}$ C Limits over the operating temperature range ( $T_A = -40^{\circ}$ C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Normal mode,	V <sub>MBATT-VOUT</sub> = 2.5V		50	100	
Dropout Voltage V <sub>DOxx</sub>	V <sub>DOxx</sub>	I <sub>OUT</sub> = I <sub>MAX</sub>	V <sub>MBATT-</sub> V <sub>OUT</sub> = 1.7V		150	450	mV
		Low-power mode, $I_{OUT} = 5mA, V_{IN} = 3.7V$			150	300	
Output Current Limit	ILIMxx	V <sub>OUT</sub> = 0V, % of I <sub>M</sub>	AX	110	180	250	%
DYNAMIC CHARACTER	ISTICS						
Soft-Start and Dynamic-		After enabling, (Note 16)	SS_Lx = 0		100		- mV/µs
Voltage-Change Ramp Rate	t <sub>SSxx</sub>	After enabling (Note 16)	SS_Lx = 1		5		1110/µ5
Active Discharge Resistance		Output disabled, V <sub>O</sub> from OUT_LDOx to discharge enabled ( <i>i</i>	GND, active		65		Ω
THERMAL SHUTDOWN		·					1
Thermal Shutdown		Output disabled or	T <sub>J</sub> rising		165		- °C
		enabled	T <sub>J</sub> falling		150		
POWER OK COMPARAT	OR						
Power-OK Threshold	10Id   VPOKTHI   OUT   OK	VOUT when VPOK	V <sub>OUT</sub> falling	84	87		%
		V <sub>OUT</sub> rising		92	96	/0	

**Note 16:** Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.

Note 17: Does not include ESR of the capacitance or trace resistance of the PCB.

#### Electrical Characteristics—450mA NMOS LDO (LDO7)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
GENERAL CHARACTERISTICS									
Input Voltage Range	V <sub>IN_LDOx</sub>	Guaranteed by output accuracy		V <sub>OUT</sub>		5.5	V		
Output Voltage Range	V <sub>OUTxx</sub>	V <sub>INxx</sub> is the maximum of 3.7 or V <sub>OUT</sub> +0.3V	50mV/step (6-bit), LDO7	0.8		3.95	V		
Maximum Output		Guaranteed by	Normal mode	450					
Current IMAXxx	output accuracy	Low-power mode		5		mA			

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## Electrical Characteristics—450mA NMOS LDO (LDO7) (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
CORE PERFORMANCE	SPECIFICATION	NS					
Output Voltage Accuracy		Normal mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V, I <sub>OUT</sub> = 0.1mA to I <sub>MAX</sub> , V <sub>NOM</sub> set to any voltage, V <sub>MBATT</sub> = V <sub>NOM</sub> +1.5V with 2.45V minimum	-3		+3	- %
		Low-power mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V, I <sub>OUT</sub> = 0.1mA to 5mA, V <sub>NOM</sub> set to any voltage, V <sub>MBATT</sub> = V <sub>NOM</sub> +1.5V with 2.45V minimum	-5		+5	/0
Load Regulation (Note 15)		Normal mode	$I_{OUT} = 0.1mA to$ $I_{MAX}, V_{IN} =$ $V_{NOM}+0.3V,$ $V_{MBATT} =$ $V_{NOM}+1.5V with$ 2.45V minimum		0.05		- %
		Low-power mode	$I_{OUT} = 0.1mA to$ $5mA, V_{IN} =$ $V_{NOM}+0.3V,$ $V_{MBATT} = V_{NOM} +$ 1.5V with 2.45V minimum		0.05		,0
		Normal mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V, $I_{OUT} =$ 0.1mA		0.01		
Line Regulation (Note 15)		Low-power mode	$V_{\text{MBATT}} = V_{\text{NOM}} + 0.3 \text{V to}$ 5.5V with 2.45V minimum, V <sub>IN</sub> = V_{\text{NOM}} + 0.3 \text{V to} 5.5V, I <sub>OUT</sub> = 0.1mA		0.01		%/∨
		Normal mode,	V <sub>MBATT-VOUT</sub> = 2.5V		50 100		
Dropout Voltage		I <sub>OUT</sub> = I <sub>MAX</sub>	V <sub>MBATT-</sub> V <sub>OUT</sub> = 1.5V		150	450	mV
		Low-power mode, $I_{OUT} = 5mA, V_{IN} = 3.7V$			150	300	
Output Current Limit	I <sub>LIMxx</sub>	V <sub>OUT</sub> = 0V, % of I <sub>M</sub>	X	110	180	250	%

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### Electrical Characteristics—450mA NMOS LDO (LDO7) (continued)

 $(V_{SYS} = 3.7V, V_{IN\_LDO} = 3.7V, C_{IN\_LDO} = 1\mu F, C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range ( $T_A = -40^{\circ}C$  to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DYNAMIC CHARACTERI	STICS						
Soft-Start and Dynamic- Voltage-Change Ramp Rate	<b>t</b>	After enabling, (Note 18)	SS_Lx = 0		100		mV/µs
	ISSxx	After enabling (Note 18)	SS_Lx = 1		5		πιν/μs
Active Discharge Resistance		Output disabled, V <sub>O</sub> from OUT_LDOx to discharge enabled ( <i>i</i>		65		Ω	
THERMAL SHUTDOWN							
Thermal Shutdown		Output disabled or	T <sub>J</sub> rising		165		℃
		enabled	T <sub>J</sub> falling		150		
POWER OK COMPARAT	OR						
Power-OK Threshold		V <sub>OUT</sub> when V <sub>POK</sub> switches	V <sub>OUT</sub> falling	84	87		%
Power-OK Inreshold	VPOKTHL		switches V <sub>OUT</sub> rising		92	96	/0

Note 18: Does not include ESR of the capacitance or trace resistance of the PCB.

**Note 19:** During a soft-start event or a DVS transition, the regulators output current increases by C<sub>OUT</sub> x dV/dt. In the event that the load current plus the additional current imposed by the soft-start or DVS transition reach the regulator's current limit, the current limit is enforced. When the current limit is enforced, the advertised transition rate (dV/dt) does not occur.

## **Electrical Characteristics—GPIO**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
POWER SUPPLY						
Power Supply Voltage	V <sub>MBATT</sub>	GPIO0-3 (Note 20)	2.6		5.5	v
Power-Supply Voltage	V <sub>GPIO_INB</sub>	GPIO4-7 (Note 20)	1.7		5.5	V
Supply Current	I <sub>GPIO_INB</sub>	GPIO configured as input and connected to ground			1	μΑ
GPIO INPUT						
Input Voltage Low	VIL	GPIO0-3, V <sub>MBATT</sub> = 2.6V to 5.5V GPIO4-7, V <sub>IN_GPIOB</sub> = 1.7V to 5.5V			0.5	V
Input Voltage High	Maria	GPIO0-3, V <sub>MBATT</sub> = 2.6V to 5.5V	0.7 x V <sub>MBAT</sub> T			- V
	VIH	GPIO4-7, V <sub>IN_GPIOB</sub> = 1.7V to 5.5V	0.7 x V <sub>GPIO</sub> _INB			V
Input Hysteresis	V <sub>HYS_GPIO</sub>			0.25		V

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **Electrical Characteristics—GPIO (continued)**

 $(V_{SYS} = 3.6V, T_A = -40^{\circ}C$  to +85°C, limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
		VIN_GPIOB =	T <sub>A</sub> = +25°C		0.001	1	
Input Leakage Current	I <sub>LKG_GPIOx</sub> I <sub>LKG_GPIOx</sub> VGPIOx = 0V and 5.5V, internal pull- up/down disabled	5.5V, internal pull-	T <sub>A</sub> = +85°C		0.01		μA
GPIO OUTPUT							
	Mar	I <sub>SINK</sub> = 4mA, open-c mode	Irain and push-pull			0.08	v
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 12mA, open-drain and push-pull mode				0.25	v
Output Voltage High	V <sub>OH</sub>	GPIO4-7	V <sub>IN_GPIOB</sub> = 1.7V, I <sub>SOURCE</sub> = 4mA	0.7 x V <sub>IN_GPI</sub> OB			v
		GPIO0-3	V <sub>MBATT</sub> = 3.6, I <sub>SOURCE</sub> = 4mA	0.7 x V <sub>MBATT</sub>			
GPIO Open Leakage		V <sub>IN GPIOB</sub> =	T <sub>A</sub> = +25°C		0.01	1	
Current		V <sub>MBATT</sub> = 5.5V	T <sub>A</sub> = +85°C		0.1		μA
INTERNAL RESISTANCE	Ξ						•
Pullup Resistance	R <sub>PU_GPIO</sub>			50	100	160	kΩ
Pulldown Resistance	R <sub>PD_GPIO</sub>			50	100	160	kΩ

Note 20: Guaranteed by  $V_{IH}$  and  $V_{IL}$  tests.

## Electrical Characteristics—32kHz Oscillator

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CRYSTAL OSCILLATOR		·				
Crystal-Oscillator Supply Voltage	V <sub>RTC</sub>	(Note 21)	1.71	2.5		V
		32KLOAD = 0b01 (Note 22)		6.5		
Crystal Loading		32KLOAD = 0b10 (Note 22)		7.5		pF
		32KLOAD = 0b11 (Note 22)		12.5		]
BYPASS MODE						
XIN I/O Voltage	V <sub>RTC</sub>	Maximum V <sub>RTC</sub> external load of 1mA		V <sub>RTC</sub>		V
XIN Input Low Voltage	V <sub>XIN_IL</sub>		0		0.4	V
XIN Input High Voltage	V <sub>XIN_IH</sub>		V <sub>RTC</sub> - 0.4		V <sub>RTC</sub>	V
XIN Input Hysteresis				400		mV
XIN Input Leakage Current		T <sub>A</sub> = +25°C	-1		+1	μA

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## Electrical Characteristics—32kHz Oscillator (continued)

 $(V_{SYS} = 3.6V, T_A = -40^{\circ}C$  to +85°C, limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SILICON OSCILLATOR						
Silicon-Oscillator Supply Voltage	V <sub>RTC</sub>		1.71	2.5		V
Silicon Oscillator Output Frequency				32768		Hz
VALID FREQUENCY DET	TECTOR					
Valid XOSCOK Signal Minimum Frequency	fdet_min			10		kHz
Valid XOSCOK Signal Maximum Frequency	fDET_MAX			110		kHz
OK32K Signal		Primary crystal oscillator (XOSCOK)		256		cycles
Debounce (Note 23)		Backup silicon oscillator (XOSCOK)		32		cycles

Note 21: Minimum supply for basic functionality with reduced accuracy.

Note 22: Includes 3pF of parasitic capacitance on XIN and XOUT.

Note 23: Number of valid cycles the frequency detector needs to count before it asserts OK32K.


#### **Electrical Characteristics—Backup Battery Charger**

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS	
BACKUP BATTERY CHA	RGER							
			BBCVS[1:0] = 0x00	2.420	2.500	2.580	-	
Programmable Output		- 1	BBCVS[1:0] = 0x01	2.910	3.000	3.090		
Voltage Range		I <sub>LOAD</sub> = 1μA	BBCVS[1:0] = 0x02	3.200	3.300	3.400	V	
			BBCVS[1:0] = 0x03	3.395	3.500	3.605	1	
Constant Current Limit		GND, 0	BBCCS[1:0] = 0x00, 0x01, 0x02		50	50		
		BBCLOWIEN = 0	BBCCS[1:0] = 0x03		100		μΑ	
		V <sub>BBATT</sub> short to GND, BBCLOWIEN = 1	BBCCS[1:0] = 0x00		200			
			BBCCS[1:0] = 0x00		600			
			BBCCS[1:0] = 0x02		800			
			BBCCS[1:0] = 0x03		400			
		BBCRS[1:0] = 0x00			0.1			
Outrast Desistance		BBCRS[1:0] = 0x01			1			
Output Resistance		BBCRS[1:0] = 0x02		3			kΩ	
		BBCRS[1:0] = 0x03			6		7	
Reverse Leakage		Input = $0V$	T <sub>A</sub> = +25°C		0.01	10		
Current from BBATT to VMBATT		Input = 0V, V <sub>BBATT</sub> = 3.0V	T <sub>A</sub> = +85°C		0.1	μA		

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## **Typical Operating Characteristics**


(AV<sub>VDD</sub> = +3.3V, V<sub>DDIO</sub> = +1.8V, V<sub>REFP</sub> - V<sub>REFN</sub> = V<sub>REF</sub> = 2.5V; No Line-Frequency Rejection, Continuous-Conversion Mode, Internal Clock;  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.)





0.1


10


0.01




















# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications


## **Typical Operating Characteristics (continued)**


 $(AV_{VDD} = +3.3V, V_{DDIO} = +1.8V, V_{REFP} - V_{REFN} = V_{REF} = 2.5V$ ; No Line-Frequency Rejection, Continuous-Conversion Mode, Internal Clock;  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.)













LOAD REGULATION

SD2






LOAD TRANSIENT SD1 V<sub>0UT</sub> = 1.22V, I<sub>0UT</sub> = 0.3 - 1.8A, 0.6A/µs V<sub>0UT</sub> V<sub>0UT</sub> V<sub>UX</sub> 100mV/div V<sub>X</sub> 2V/div 20µs/div





# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications


# **Typical Operating Characteristics (continued)**


(AV<sub>VDD</sub> = +3.3V, V<sub>DDIO</sub> = +1.8V, V<sub>REFP</sub> - V<sub>REFN</sub> = V<sub>REF</sub> = 2.5V; No Line-Frequency Rejection, Continuous-Conversion Mode, Internal Clock;  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.)
























www.maximintegrated.com

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **Typical Operating Characteristics (continued)**


 $(AV_{VDD} = +3.3V, V_{DDIO} = +1.8V, V_{REFP} - V_{REFN} = V_{REF} = 2.5V$ ; No Line-Frequency Rejection, Continuous-Conversion Mode, Internal Clock;  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.)



# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### **Typical Operating Characteristics (continued)**


 $(AV_{VDD} = +3.3V, V_{DDIO} = +1.8V, V_{REFP} - V_{REFN} = V_{REF} = 2.5V$ ; No Line-Frequency Rejection, Continuous-Conversion Mode, Internal Clock;  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.)



## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## **Bump Configuration**

#### MAX77714



## **Bump Description**

PIN	NAME	FUNCTION	TYPE
ТОР			
F7	F7 MBATT Low-Noise PMIC Power Input. Bypass MBATT with a 0.1µF ceramic capacitor to ground.		Power Input
F1	BBATT	Backup Battery Connection. Bypass BBATT with a 0.1µF ceramic capacitor to ground.	Power Input
C1	XOUT	32.768kHz Crystal Oscillator Output. XOUT has on-chip programmable load capacitors for the crystal oscillator.	Output
B1	XIN	32.768kHz Crystal Oscillator Input. XIN has on-chip programmable load capacitors for the crystal oscillator.	Input
C2	XGND	Crystal Oscillator Ground. All XGND pins must be connected together.	Ground

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

# **Bump Description (continued)**

PIN	NAME	FUNCTION	TYPE	
E2	nIRQ	Active-Low Interrupt Output. nIRQ is an open-drain output.	Digital Output	
C7	EN0	Enable Input 0 to the Flexible Power Sequencer. EN0 is typically connected to the system's ONKEY.	Digital Input	
C6	EN1	Enable Input 1 to the Flexible Power Sequencer. EN1 is typically connected to the system's AP.	Digital Input	
D8	SHDN	The shutdown input (SHDN) is a digital input to the ON/OFF controller that causes the device to reset through a global shutdown event. The signal for SHDN typically comes from a temperature sensor that measures the internal die temperature of the AP.	Digital Input	
D2	nRST_IO	This is a bidirectional, active-low, open-drain, reset input/output.	Digital I/O	
C3	AGND	Analog Ground. All GND pins must be connected together.	Ground	
C4	DGND	Digital Ground. DGND carries ground current for digital circuits such as the I <sup>2</sup> C.	Ground	
A1, G1, E3, F5, C5	NC	No Connect. This bump is not internally connected to any node. This can be connected to GND to help improve thermal performance.	Ground	
LDO		·		
B7	IN_LDO0_ 1	Linear Regulator 0 and 1 Power Input. Bypass IN_LDOx to GND with a 2.2µF ceramic capacitor.	Power Input	
B6	OUT_LDO 0			
B8	OUT_LDO 1	150mA NMOS LDO1 Output. If the LDO1 is not used, it is recommended to either ground OUT_LDO1 or leave it unconnected.	Power Output	
A5	IN_LDO2	Linear Regulator 2 Power Input. Bypass IN_LDO2 to GND with a 2.2µF ceramic capacitor.	Power Input	
B5	OUT_LDO 2	150mA PMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO2 or leave it unconnected.	Power Output	
В3	IN_LDO3_ 5	Linear Regulator 3 and 5 Power Input. Bypass IN_LDO3_5 to GND with a 2.2µF ceramic capacitor.	Power Input	
B2	OUT_LDO 3	300mA PMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO3 or leave it unconnected.	Power Output	
B4	OUT_LDO 5	150mA PMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO5 or leave it unconnected.	Power Output	
A3	IN_LDO4_ 6	Linear Regulator 4 and 6 Power Input. Bypass IN_LDO4_6 to GND with a 2.2 $\mu F$ ceramic capacitor.	Power Input	
A2	OUT_LDO 4	150mA PMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO4 or leave it unconnected.	Power Output	
A4	OUT_LDO 6	150mA PMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO6 or leave it unconnected.		
A6	OUT_LDO 7	450mA NMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO7 or leave it unconnected.		
A7	IN_LDO7_ 8	Linear Regulator 7 and 8 Power Input. Bypass IN_LDO7_8 to GND with a 2.2µF ceramic capacitor.		
A8	OUT_LDO 8	300mA NMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO8 or leave it unconnected.	Power Output	

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## **Bump Description (continued)**

PIN	NAME	FUNCTION	TYPE		
STEP-DOW	/N				
D9, E9, D10	IN_SD0	SD0 Power Input. IN_SD0 is the drain connection of BUCK0's main power FET. IN_SD0 is a critical discontinuous-current node that requires careful PCB layout. See the <u>PCB</u> <u>Layout Guidelines</u> section for advice on how to connect IN_SD01 and its bypass capacitor.	Power Input		
F9, F10, E10	LX_SD0	SD0 Switching Node. Connect the required inductor between LX_SD0 and the output capacitor. LX_SD0 is a critical node that requires careful PCB layout. See the <u>PCB Layout</u> <u>Guidelines</u> section for advice on how to connect LX_SD0 to the power inductor.	Power I/O		
F8, G8, G9, G10	PG_SD0	SD0 Power Ground are internally combined. PG_SD0 is the source connection of BUCK0's synchronous rectifier. PG_SD0 is a critical discontinuous current node that requires careful PCB layout. See the <u>PCB Layout Guidelines</u> section for advice on how to connect the various ground nodes of this device.	Ground		
E8	FB_SD0	SD0 Output Voltage Feedback Node. Connect FB_SD0 to the local output capacitor at the Buck output. In addition to setting the output voltage regulation threshold, FB_SD0 can also be programmed to discharges the output capacitor when the converter is shutdown. FB_SD0 is a critical analog input that requires careful PCB layout. See the <u>PCB</u> <u>Layout Guidelines</u> section for advice on how to connect FB_SD0 to the regulator output.	Analog Input		
A9, A10	IN_SD1	SD1 Power Input. IN_SD1 is the drain connection of BUCK1's main power FET. IN_SD1 is a critical discontinuous-current node that requires careful PCB layout. See the <u>PCB</u> <u>Layout Guidelines</u> section for advice on how to connect IN_SD1 and its bypass capacitor.	Power Input		
B9, B10	LX_SD1	SD1 Switching Node. Connect the required inductor between LX_SD1 and the output capacitor. LX_SD1 is a critical node that requires careful PCB layout. See the <u>PCB Layout</u> <u>Guidelines</u> section for advice on how to connect LX_SD1 to the power inductor.			
C9, C10	PG_SD1	SD1 Power Ground are internally combined. PG_SD1 is the source connection of BUCK1's synchronous rectifier. PG_SD1 is a critical discontinuous-current node that requires careful PCB layout. See the <u>PCB Layout Guidelines</u> section for advice on how to connect the various ground nodes of this device.			
C8	FB_SD1	SD1 Output Voltage Feedback Node. Connect FB_SD1 to the local output capacitor at the Buck output. In addition to setting the output voltage regulation threshold, FB_SD1 can also be programmed to discharge the output capacitor when the converter is shutdown. FB_SD1 is a critical analog input that requires careful PCB layout. See the <u>PCB</u> <u>Layout Guidelines</u> section for advice on how to connect FB_SD1 to the regulator output.	Analog Input		
G7	IN_SD2	SD2 Power Input. IN_SD2 is the drain connection of BUCK2's main power FET. IN_SD2 is a critical discontinuous-current node that requires careful PCB layout. See the <u>PCB Layout</u> <u>Guidelines</u> section for advice on how to connect IN_SD2 and its bypass capacitor.	Power Input		
G6	6 LX_SD2 Switching Node. Connect the required inductor between LX_SD2 and the output capacitor. LX_SD2 is a critical node that requires careful PCB layout. See the <u>PCB Layout</u> <u>Guidelines</u> section for advice on how to connect LX_SD2 to the power inductor.		Power I/O		
G4, G5	G4, G5 PG_SD2_3 SD2 and SD3 Power Ground are internally combined. PG_SD2_3 is the source connection of SD2 and 3's synchronous rectifier. PG_SD2_3 is a critical discontinuous-current node that requires careful PCB layout. See the <u>PCB Layout Guidelines</u> section for advice on how to connect the various ground nodes of this device.		Ground		
F6	FB_SD2	SD2 Output Voltage Feedback Node. Connect FB_SD2 to the local output capacitor at the Buck output. In addition to setting the output voltage regulation threshold, FB_SD2 can also be programmed to discharge the output capacitor when the converter is shutdown. FB_SD2 is a critical analog input that requires careful PCB layout. See the <u>PCB Layout Guidelines</u> section for advice on how to connect FB_SD2 to the regulator output.	Analog Input		

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

# **Bump Description (continued)**

PIN	NAME	FUNCTION	TYPE
G2	IN_SD3	SD3 Power Input. IN_SD3 is the drain connection of BUCK1's main power FET. IN_SD3 is a critical discontinuous-current node that requires careful PCB layout. See the <u>PCB Layout</u> <u>Guidelines</u> section for advice on how to connect IN_SD3 and its bypass capacitor.	Power Input
G3	LX_SD3	SD3 Switching Node. Connect the required inductor between LX_SD3 and the output capacitor. LX_SD3 is a critical node that requires careful PCB layout. See the <u>PCB Layout</u> <u>Guidelines</u> section for advice on how to connect LX_SD3 to the power inductor.	Power I/O
F3	FB_SD3	SD3 Output Voltage Feedback Node. Connect FB_SD3 to the local output capacitor at the Buck output.         FB_SD3         In addition to setting the output voltage regulation threshold, FB_SD3 can also be programmed to discharge the output capacitor when the converter is shutdown. FB_SD3 is a critical analog input that requires careful PCB layout. See the <u>PCB Layout</u> <u>Guidelines</u> section for advice on how to connect FB_SD3 to the regulator output.	
F4	AV_SD	SD3 Analog Power input. Connect AV_SD to the local output capacitor at the Buck Input. This supply powers the internal analog circuit.	Analog Input
I <sup>2</sup> C	•		
E1	SDA	Serial Interface Data Bidirectional Open-Drain.	Digital I/O
D1	SCL	Serial Interface Clock Input. Open-Drain Output.	Digital Input
F2	INI2C	Internal Logic Supply for SDA and SCL.	
GPIO			
E7	GPIO0	General Purpose Input Output resource can be controlled using the Flexible Power Sequencer.	Digital I/O
E6	GPIO1	General Purpose Input Output resource can be controlled using the Flexible Power Sequencer.	Digital I/O
D7	GPIO2	General Purpose Input Output resource can be controlled using the Flexible Power Sequencer.	Digital I/O
D6	GPIO3	General Purpose Input Output resource and can be configured as an ACOK input when configured in ALT mode.	Digital I/O
E4	GPIO4	General Purpose Input Output resource and can be confirgure to output 32kHz clock when configured in ALT mode.	Digital I/O
D5	GPIO5	General Purpose Input Output resource and can be configured to output 32kHz clock when configured in ALT mode.	
D4	GPIO6	General Purpose Input Output resource and can be configured to output 32kHz clock when configured in ALT mode.	
E5	GPIO7	General Purpose Input Output resource can be controlled using the Flexible Power Sequencer.	Digital I/O
D3	IN_GPIOB	Input for the General Purpose Input Output resource 4-7.	Digital I/O

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## **Detailed Description**

#### **OTP Options**

Refer to <u>Table 1</u> for the default register settings.

## Table 1. OTP Options

RESOURCE	SETTING	
CID4	0x01	
MSTR_PU[2:0]	3904µs	
MSTR_PD[2:0]	3904µs	
MSTR_SLPENTY[2:0]	3904µs	
MSTR_SLPEXT[2:0]	3904µs	
SD0	0.90V, FPS0, UPSLT1, DNSLT1	
SD1	1.29V, FPS0, UPSLT3, DNSLT3	
SD2	1.80V, FPS0, UPSLT5, DNSLT5	
SD3	0.90V, FPS0, UPSLT4, DNSLT4	
LDO0	1.80V, FPS0, UPSLT6, DNSLT6	
LDO1	0.90V, FPS0, UPSLT6, DNSLT6	
LDO2	3.30V, FPS0, UPSLT6, DNSLT6	
LDO3	2.90V, FPS0, UPSLT6, DNSLT6	
LDO4	0.90V, FPS0, UPSLT6, DNSLT6	
LDO5	3.30V, FPS0, UPSLT6, DNSLT6	
LDO6	1.80V, FPS0, UPSLT4, DNSLT4	
LDO7	3.30V, FPS0, UPSLT6, DNSLT6	
LDO8	2.90V, FPS0, UPSLT7, DNSLT7	
GPIO0	FPS0, UPSLT0, DNSLT0	
RSTIO	FPS0, UPSLT7, DNSLT7	
32KSOURCE_OTP	0b1 (Silicon Oscillator)	
OTP_EN0[1:0]	0b10 (ON/OOFF software)	
OTP_MR	0b0 (Manual reset with no wakeup)	
OTP_I2CADDR[1:0]	0b00 PMIC 7-bit address = 0x38 RTC 7-bit slave address = 0x90	
OTP_MBATT	0b0 (MBATT wakeup signal disabled)	
OTP_TRSTO[1:0]	0b10 (32ms)	
OTP_SHDNAL	0b0 (Active-high)	
OTP_BBATT	0b0 (Backup battery charger disabled)	
OTP_ACOKAL	0b0 (Active-high)	
OTP_EN1AL	0b0 (Active-high)	
OTP_EN0AL	0b0 (Active-high)	
OTP_WDTEN	0b0 (Watchdog default off, can be enabled with I <sup>2</sup> C)	

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## **Detailed Description—Global Resources**

#### Voltage References, Bias Currents, and Timing References

Centralized voltage references, bias current, and timing references support all of the functional blocks within the MAX77714. These resources are automatically enabled when any of the peripheral functions within the device require them. The supply current associated with the minimum set of these resources make up the quiescent current (I<sub>Q MBATT</sub>).

#### Voltage Monitors

The MBATT undervoltage lockout (UVLO) and MBATT overvoltage lockout (OVLO) comparators force the entire device off when the supply voltage ( $V_{MBATT}$ ) is not within the acceptable window of operation (2.6V to 5.5V). Disabling the device when the supply is outside of its acceptable range ensures reliable consistent behavior when the supply voltage is removed/applied and prevents overvoltage stress to the device. The main-battery low signal is also available through the nRST\_IO signal when LBRSTEN = 1. With all peripheral blocks of the device disabled, the quiescent current of the device is 12µA ( $I_Q MBATT$ ).

#### **Thermal Monitors**

Several on-chip thermal sensors force the device to shutdown if the junction temperature exceeds +165°C ( $T_{JSHDN}$ ). In addition to the +165°C shutdown threshold, these thermal sensors also provide interrupts when the temperature exceeds +120°C (thermal alarm 1) and +140°C (thermal alarm 2).

#### **Bidirectional Reset Input/Output**

The device has a bidirectional, active-low, open-drain, reset input/output (nRST\_IO). The RSO signal within the bidirectional reset IO logic is asserted by the device when it needs to drive nRST\_IO low. If the device is not driving nRST\_IO low (i.e. RSO is low), and an external device such as a reset button pulls nRST\_IO low, then the RSI signal within the bidirectional reset IO logic is asserted. If RSI is asserted for longer than t<sub>DBNC</sub>, then a global shutdown event is triggered (GLBALSHDN). A global shutdown due to RSI is recorded in the POERC register such that when the system's microprocessor recovers from the reset it can recognize that the cause of the power down was due to RSI. If a global shutdown event is triggered by RSI, then the deviceautomatically generates a wakeup event after the global shutdown event has completed.

The reset output is a programmable slave to the flexible power sequencer. Allowing the RSO to respond to the flexible power sequencer gives it the capability to drive the nRST\_IO line low as the first action in the power down sequence. The RSTIOFPS register configures how nRST\_IO behaves with respect to the flexible power sequencer.

Once all conditions for allowing the reset output to go high-impedance have been met, a reset delay timer is initiated before RSO is deasserted ( $t_{RST}$  O).

The following bulleted list summarizes all the conditions required for the device to set RSO low and allow nRST\_IO to go high-impedance.

- The device must not be in a global shutdown state.
- The 32kHz oscillator must be stable (32K\_OK).
- The flexible power sequencer (FPS\_RSO) must be satisfied.
- Reset timer has expired (t<sub>RST O</sub>).

An example configuration that allows nRST\_IO to go high-impedance is:

- No global shutdown events.
- The main-battery voltage is within the valid region.
- The 32kHz clock is stable.
- FPS0 (flexible power sequencer 0) has gotten past power up cycle 4 (FPS\_RSO).
- t<sub>RST\_O</sub> expired.
- No external device such as a reset button are pulling nRST\_IO low.

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications




Figure 1. Global Resource Logic

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **Global Shutdown**

This document uses the term "global shutdown" to refer to any event that causes a shutdown of all regulators and a reset for most of the registers within the device. The POERC register records the source of a "global shutdown" event. The various conditions which cause a global shutdown are as follows:

- The battery voltage is low (MBATT < MBATT\_RESET falling)
- Hardware reset input (RSI) event detected
- Manual Reset event detected
- Watchdog timer expires
- SFT\_RST = 1
- PWR\_OFF = 1
- The junction temperature is too high (T<sub>J</sub> > T<sub>JSHDN</sub>)
- SHDN pin is asserted (SHDN = 1)
- SRCFPS0 = 1 and ENFPS0 register transitions from HIGH to LOW

After a global shutdown occurs, the device can be powered up normally as long as the main-battery voltage and the die temperature are within their valid ranges. Although all regulators are forced off in response to a global shutdown, the RTC remains powered and continues to record the calendar.

From any state in the device, there are three ways of implementing a "global shutdown". The source of the global shutdown event determines how a global shutdown is implemented as described in the following:

#### Global Shutdown Events with Sequenced Shutdown and Automatic Wakeup

The events in this category are associated with faulty system states where the software may not be working properly but the system could potentially recover by powering down the microprocessor, resetting all the global shutdown registers, and then powering up the microprocessor again. The following events initiate a sequenced shutdown followed by automatic wakeup:

- RSI event (hardware reset input)
- SFT\_RST event if SFT\_RST\_WK = 1 (software reset input)
- Watchdog timer expires if WD\_RST\_WK = 1
- Manual reset event if OTP\_MR = 1

#### Global Shutdown Events with Sequenced Shutdown to the OFF State

Six events initiate "sequenced global shutdown to the off state." With the exception of PWR\_OFF, which is a normal system function, the events in this category are associated with undesirable system states that may occur in a normally functioning product. Powering down the microprocessor and resetting all the global shutdown registers helps the system resolve these undesirable events. In general, a wakeup event such as an onkey press is required to power-up the microprocessor again.

In the case of a software reset input (SFT\_RST) with SFT\_RST\_WK = 0, the global shutdown state machine results in the default state with the device off and waiting for a wakeup event. It is possible for the system software to program a wakeup event based on an RTC alarm. For example, once the state machine lands in the default state it waits there until the RTC alarm generates the wakeup event.

The following six conditions fall into this category:

- Watchdog timer expires if WD\_RST\_WK = 0
- Manual reset event if OTP\_MR = 0
- SFT\_RST event if SFT\_RST\_WK = 0 (software reset input)
- PWR\_OFF = 1
- T<sub>J</sub> > T<sub>J</sub>SHDN (thermal overload)
- SHDN input event

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **Global Shutdown Events with Immediate Shutdown**

Four events initiate an "immediate shutdown." The events in this category are associated with potentially hazardous system events. Powering down the microprocessor and resetting all the registers helps mitigate any issues that may occur due to these potentially hazardous system events.

The following four events fall in this category:

- V<sub>MBATT</sub> < V<sub>MBATTUVLO</sub> (main-battery undervoltage)
- V<sub>MBATT</sub> > V<sub>MBATTOVLO</sub> (main-battery overvoltage)
- OK32K = 0 (in or after standby state)
- BRDY = 0 (in or after ready state)

#### System Watchdog Timer

The MAX77714 contains a system watchdog timer to ensure safe and reliable operation. The system watchdog timer prevents the device from powering a system in the event that the system controller (processor) hangs or otherwise isn't communicating correctly. The default state of the system watchdog timer enable bit (WDTEN) can be factory programmed with an OTP bit (OTP\_WDTEN). To use the watchdog timer feature, enable the feature by setting WDTEN. While enabled, the system controller must reset the system watchdog timer within the timer period ( $t_{WD}$ ) for the charger to operate normally. Reset the system watchdog timer by programming WDTC[1:0] = 0b01.  $t_{WD}$  is programmable from 2s to 128s with TWD[1:0].

With WDTEN set, an internal counter is incremented with the internal oscillator. When the internal counter matches a value programmed by TWD[1:0], the device asserts nRST\_IO, powers down all of its regulators with a global shutdown condition, and sets the WDT bit in the non-volatile event recorder.

To prevent the system watchdog timer from initiating a global shutdown event and disabling the device, a properly operating processor clears the system watchdog timer within the timer period programmed by TWD[1:0]. The system watchdog time is cleared by setting WDTC[1:0] = 0b01.

The system watchdog timer can be set to automatically clear when the AP enters its sleep or off states. The device interprets the AP sleep state as FPS1 being disabled. The device interprets the off state as FPS1 being disabled.

Note that the device contains both a system watchdog timer and an I<sup>2</sup>C watchdog timer.




Figure 2. System Watchdog Timer

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **EN0** Functionality

The EN digital input can be configured to work with a push-button switch, a slide-switch, or a ON/OFF logic signal (e.g., PGOOD). (Figure 3) shows EN's functionality for power-on sequencing and manual reset. The default configuration of the device is pushbutton mode and no additional programming is necessary. Applications that use a slide-switch on-key or ON/OFF logic signal configuration must set OTP\_EN0[1:0]. The polarity of EN0 can be controlled using the OTP\_EN0AL bit. The default is active high.




Figure 3. EN0 Functionality Options

#### Interrupt Logic

Several interrupt and interrupt mask registers monitor key information and assert the nIRQ output signal when an interrupt event has occured. nIRQ is an active-low, open-drain output that is typically routed to the processor's interrupt input to allow for quick notification of interrupt events. A pullup resistor is require for this signal. This pullup resistor is typically found inside the processor that interprets the interrupt signal, but a board-mounted pullup resistor is required if one is unavailable.

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications




Figure 4. Simplified Interrupt Status and Mask Logic

## **Detailed Description—ON/OFF Controller**

#### **ON/OFF Controller**

The ON/OFF controller monitors multiple wakeup sources to intelligently enable all resources that are necessary for the AP to boot (i.e., FPS0 and FPS1). The ON/OFF controller monitors wakeup events on the EN0, EN1, ACOK, and nRST\_IO hardware inputs. Additionally, internal wakeup events are also monitored: SMPL, ALARM1, and ALARM2 internal signals. Wakeup events go through logic to affect flexible power sequencers 0 and 1 (FPS0, FPS1). Many wakeup signals can be masked (WK\_ACOK, WK\_ALARM1, WL\_ALARM2, WK\_EN0).

Many signals within the ON/OFF controller generate interrupts and are recorded in the status registers.

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications




Figure 5. State Diagram: ON/OFF Controller Top Level

## Table 2. ON/OFF Controller Transition Conditions

TRANSITION	CONDITION	
1	<ul> <li>The fundamental system voltages and resources are available. Move to the standby state.</li> <li>32kHz oscillator is OK (OK32K = 1) OR</li> <li>The battery voltage is undervoltage (V<sub>MBATT</sub> &gt; V<sub>MBATTUVLO</sub>) OR</li> <li>The battery voltage is overvoltage (V<sub>MBATT</sub> &lt; V<sub>MBATTOVLO</sub>)</li> </ul>	

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

# Table 2. ON/OFF Controller Transition Conditions (continued)

	I <sup>2</sup> C Bias Enable Command OR A wakeup signal has been received from one of the following sources:
2	<ul> <li>A debounced EN0 press (i.e., edge) and WK_EN0 is SET has been detected OR</li> <li>ALARM1_R event occurs and WK_ALRM1R is set OR</li> <li>ALARM2_R event occurs and WK_ALRM2R is set OR</li> <li>SMPL_EVENT occurs and SMPL_EN is set OR</li> <li>ACOK event (i.e., level) occurs and WK_ACOK is set OR</li> <li>MBATT &gt; MBATTUVLO rising and WK_MBATT is set OR</li> <li>WAKEUP flag is set by the previous sequenced shutdown (starts at STANDBY state post power-down event)</li> <li>SRCFPS0 = 1 and ENFPS0 register transitions from LOW to HIGH</li> </ul>
2A	The basic system resources are okay <ul> <li>BRDY = 1 and t<sub>BRDY_TMR</sub> not expired</li> </ul>
3	If a wakeup signal was initiated at transition "2" then proceed to powerup sequence, else stay in Ready state and wait for wakeup
4	Enter Sleep Mode <ul> <li>Sleep mode is enabled (SLPEN = 1) and EN1 transitions from high to low (OTP_EN1AL = 1) OR</li> <li>SRCFPS1 = 1 and ENFPS1 register transitions from HIGH to LOW</li> </ul>
5	<ul> <li>Exit Sleep Mode</li> <li>Sleep mode is enabled (SLPEN = 1) and EN1 transitions from low to high OR</li> <li>A debounced EN0 press and WK_EN0 is SET has been detected OR</li> <li>ALARM1_R event occurs and WK_ALRM1R is set OR</li> <li>ALARM2_R event occurs and WK_ALRM2R is set OR</li> <li>ACOK event (i.e. level) occurs and WK_ACOK is set OR</li> <li>SRCFPS0 = 1 and ENFPS0 register transitions from LOW to HIGH</li> <li>SRCFPS1 = 1 and ENFPS1 register transitions from LOW to HIGH</li> </ul>
6	Enter the Power-Down Sequence with Register Reset • The battery voltage is low (MBATT < MBATT_RESET falling) OR • Hardware reset input (RSI) event detected OR • Manual reset event detected OR • SFT_RST = 1 OR • PWR_OFF = 1 OR • The junction temperature is too high (T <sub>J</sub> > T <sub>JSHDN</sub> ) OR • SHDN pin is asserted (SHDN = 1) • SRCFPS0 = 1 and ENFPS0 register transitions from HIGH to LOW
7	Immediate Shutdown • The battery voltage is undervoltage (V <sub>MBATT</sub> < V <sub>MBATTUVLO</sub> ) OR • The battery voltage is overvoltage (V <sub>MBATT</sub> > V <sub>MBATTOVLO</sub> ) OR • OK32K = 0 OR • BRDY = 0 t <sub>BRDY_TMR</sub> expired
8	Oscillator Start • V <sub>MBATT</sub> > V <sub>MBATTPOR</sub>
9	No Power • V <sub>MBATT</sub> < V <sub>MBATT</sub> Por

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### Power-Up/Down Sequence

The device integrated a flexible power sequencer (FPS) that controls the power-up and power-down timing of the system. The functionality of the FPS is described as follows:

- The power-up/down sequence consists of two FPS masters (FPS0 and FPS1) each contains 8 slots.
- The 8 slots count sequentially in time during both power-up and power-down.
- During the power-up sequence (Figure 6), the slots count upwards from 0 to 7.
- During the power-down sequence (Figure 7), the slots count downwards from 7 to 0.
  - The events in this category are associated with faulty system states where the software may not be working properly but the system could potentially recover by powering down the microprocessor, resetting all the global shutdown registers, and then powering up the microprocessor again.
- Regulators enable in their assigned slots in the power-up sequence. Regulators disabled in their assigned slots in the
  power-down sequence.
- GPIOs assert logic-high in their assigned slot in the power-up sequence. GPIOs assert logic-low in their assigned slot in the power-down sequence.
- Three dedicated bits are available to program the slot pitch (t<sub>FPST</sub>, time between slots) and are programmable between 31µs to 3904µs in eight binary weighted steps.
  - FPS0 power-up sequence (MSTR\_PU[2:0]), power-down sequence (MSTR\_PD[2:0]).
  - FPS1 sleep exit power-up sequence (MSTR\_SLPEXT[2:0]), Sleep entry power-down sequence (MSTR\_SLPENTY[2:0]).




Figure 6. Flow Chart—Power-Up Sequence

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications




Figure 7. Flow Chart—Power-Down Sequence

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **Immediate Shutdown**

The events in this category are associated with potentially hazardous system events. Powering down the microprocessor and resetting all the device registers helps mitigate any issues that may occur due to these potentially hazardous system events.




Figure 8. Flow Diagram: Immediate Shutdown

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### RESET

The reset state puts the PMIC in an initial known state by following the flow in (Figure 9).




Figure 9. Reset Flow Diagram

#### EN0

EN0 is a digital input to the ON/OFF controller that typically comes from the system's on-key. The EN0 polarity is factoryprogrammable with OTP (OTP\_EN0AL) to be active-high or active-low

#### EN1

EN1 is a digital input to the ON/OFF controller that typically comes from the system's AP. EN1 is used to control sleep modes. The EN1 polarity is factory-programmable with OTP (OTP\_EN1AL) to be active-high or active-low.

#### ACOK

ACOK is a digital input (GPIO3 ALT mode) to the ON/OFF controller that typically comes from the system's battery charger. ACOK indicates the presence/absence of the external charge adapter. The ACOK polarity is factory-programmable with OTP (OTP\_ACOKAL) to be active-high or active-low with the appropriate internal pull-up/down.

#### SHDN

The shutdown input (SHDN) is a digital input to the ON/OFF controller that causes the device to reset through a global shutdown event. The signal for SHDN typically comes from a temperatures sensor such as the MAX6642 that measures the internal die temperature of the AP. The SHDN polarity is factory-programmable with OTP (OTP\_SHDNAL) to be

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

active high or active low with the appropriate internal pull-up/down. A system shutdown based on SHDN is recorded in the non-volatile power-off event recorder.

#### SMPL, ALARM1, and ALARM2

SMPL, ALARM1, and ALARM2 are signal generated from the RTC and used by the ON/OFF controller. See the <u>RTC</u> section for more information on these signals.

#### **MBATT\_OK and MBATTLOW**

MBATT\_OK and MBATTLOW are digital signals that come from the systems' main-battery monitor. MBATT\_OK gates several wakeup sources so that they cannot enable FPS0 and FPS1 until the battery is above the system undervoltage-lockout threshold ( $V_{MBATTUVLO}$ ). MBATTLOW prevents FPS0 and FPS1 from being enabled when the main-battery is below a programmed minimum voltage.

#### **Resource Power Mode**

#### Table 3. LDO and Step-Down Resource Power Mode

#	REGISTER BIT	INTERNAL SIGNAL	REGISTER BIT	REGISTER BIT	REGISTER BIT	ON/ OFF	
#	FPSSRC_Lx = 0b11 or FPSSRC_SDx = 0b11	FPS_EN_SDx or FPS_EN_LDO	PWR_MD_SDx[1] or PWR_MD_LDOx[1]	PWR_MD_SDx[0] or PWR_MD_LDOx[0]	GLBL_LPM		POWER MODE
1	Y	х	0	0	х	OFF	OFF
2	Y	х	0	1	1	ON	Low power
3	Y	х	0	1	0	ON	Normal
4	Y	х	1	0	х	ON	Low power
5	Y	х	1	1	х	ON	Normal
6	N	1	0	0	х	OFF	OFF
7	N	1	0	1	1	ON	Low power
8	N	1	0	1	0	ON	Normal
9	N	1	1	0	х	ON	Low power
10	N	1	1	1	х	ON	Normal
11	Ν	0	х	х	х	OFF	OFF

#### Table 4. 32k Resource Power Mode

#	REGISTER BIT	REGISTER BIT	REGISTER BIT	ON/OFF	POWER MODE	
---	--------------	--------------	--------------	--------	------------	--

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#	PWR_MD_32K[1]	PWR_MD_32K[0]	GLBL_LPM			
1	0	0	x	OFF	OFF	
2	0	1	1	ON	Low-power mode	
3	0	1	0	ON	Low-jitter mode (Normal mode)	
4	1	0	x	ON	Low-power mode	
5	1	1	х	ON	Low-jitter mode (Normal mode)	

### Table 4. 32k Resource Power Mode (continued)

## **Detailed Description—Flexible Power Supply (FPS)**

#### Power-Off Event Recorder

Several events within a MAX77714 based system can autonomously cause a power-off (i.e., global shutdown). The source of the power-down event is recorded in a register so that when the system's microprocessor powers on again it can determine the source of the previous power-off condition. Maxim recommends that as part of the software's initialization code, it checks the POERC register. This power-off event recorder register is non-volatile as long as the RTC's coin cell (BBATT) remains within its valid voltage range. Unlike most interrupt registers, the POERC register does not have a corresponding interrupt mask and status register. Additionally, it does not affect the nIRQ pin. No status register is provided since all POERC events result in a global shutdown which would subsequently reset any related status. Once a bit is set, the controller has to write a 1 to clear it.

#### Flexible Power Sequencer (FPS)

The FPS allows each regulator to power-up under hardware or software control. Additionally, each regulator can power on independently or among a group of other regulators with an adjustable power-up and power-down delays (sequencing). GPIO1, GPIO2, GPIO3, and GPIO7 can be programmed to be part of a sequence allowing external regulators to be sequenced along with internal regulators. nRST\_IO can be programmed to be part of a sequence.

(Figure 10) shows LDO0, LDO1, LDO2, and LDO3 powering up under the control of flexible power sequencer 2.

The time period between each sequencer event for power-up, power-down, sleep entry, and sleep exit can be configured by setting MSTR\_PU[2:0], MSTR\_PD[2:0], MSTR\_SLPENTY[2:0], and MSTR\_SLPEXT[2:0] respectively.

The flexible sequencing structure consists of two hardware enable inputs (EN0, EN1), and three master sequencing timers. Each master-sequencing timer is programmable through its configuration register to have a hardware enabled source or a software enabled source (CNFG\_GLBLx). When enabled/disabled the master-sequencing timer generates eight sequencing events. The time period between each event is programmable within the configuration register.

Each regulator, GPIO1, GPIO2, GPIO3, GPIO7 and nRST\_IO has a flexible-power-sequence slave register (FPS\_x) which allows its enable source to be specified as a flexible-power-sequence timer or a software bit. When a FPSSRCx specifies the enable source to be a flexible power sequencer, the power-up and power-down delays are configured by MSTR\_PU[2:0] and MSTR\_PD[2:0] and can be specified in that regulator's flexible-power-sequencer configuration register.

If any of the FPS hardware inputs (EN0, EN1) are not needed, connect them to ground. Grounding these inputs when they are not needed ensures that they do not accidentally turn on any voltage regulators—furthermore it improves the thermal impedance of the MAX77714 package.

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications




Figure 10. Flexible Power Sequencer

#### Features

- Two Sequencers
- Power-Up/Down Sequencing Control
- Eight Power-Up Sequence Time Slots
- Eight Power-Down Sequence Time Slots
- Adjustable Time Period Between Time Slots from 31µs to 3,904µs in Eight Binary Weighted Steps
- Sequence Enable/Disable can be Controlled by Hardware and Software
- Capable of Controlling:
- All Regulators
  - GPIO1, GPIO2, GPIO3, and GPIO7
  - nRST\_IO


#### FPS0

Flexible Power Sequencer 0 is the enable signal for the resources that need to be enabled when the AP is in its normal operating mode and its sleep mode. When the AP is in normal operating mode, both FPS0 and FPS1 are enabled.

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### FPS1

Flexible Power Sequencer 1 is the enable signal for the resources that need to be enabled when the AP is in its normal operating mode **and disabled when the AP is in sleep mode**. When the AP is in normal operating mode, both FPS0 and FPS1 are enabled.



#### **FPS Sequence Power-Up/Down**

Figure 11. FPS Sequence Power-Up/Down

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **FPS Sequence Sleep Entry/Exit**




Figure 12. FPS Sleep Entry/Exit

## **Detailed Description—Step-Down Regulators (SD0-4A Output)**

SD0 is a step-down converter with the following features:

- Programmable output voltage from 0.26V to 1.52V in 10mV steps.
- ±2% Initial output accuracy.
- · Capable of 4A continuous output current.
- Capable of powering up into a prebiased output.
- Automatic transition from pulse-skipping mode to fixed-frequency mode to provide high efficiency across load range.
- Programmable low-power-mode (LPM) to enable efficient low-power PMIC states.
- Programmable soft-start to minimize inrush current.
- Inductor current limits to limit power output to a short circuit or overload.
- Capable of active discharge.
- Programmable brownout and over-voltage comparators.

#### **Active Discharge**

 When the active discharge feature is enabled (SD0ADDIS = 0) and the step-down is disabled (either through I<sup>2</sup>C or by the sequencer), there is a 100Ω active discharge resistance that is enabled from the output to ground.

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### Output Monitoring

SD0 has multiple ways of ensuring the health of its output.

- There is a programmable brownout monitor that sets an interrupt flag (SD0\_UV\_I) when the output voltage falls below the programmed brownout threshold.
  - If the SD0\_UV\_M mask bit is unmasked, this allows the brownout on the output of the step-down to initiate a powerdown sequence.
  - When the step-down is first enabled, either through I<sup>2</sup>C or by the sequencer, the brownout condition is not be asserted until the soft-start is complete. However, if the output capacitance is large enough, the soft-start process completes before the output reaches the rising UV threshold and thereby the UV interrupt would get set, although the output would eventually rise above the UV threshold.
  - However, when the output voltage target is increased through I<sup>2</sup>C (write to SD0VOUT[6:0]) and the stepdown converter is in the process of performing the controlled ramp to the new target, a brownout condition is not triggered until the controlled ramp is complete.
- There is a programmable overvoltage monitor that sets an interrupt flag (SD0\_OV\_I) when the output voltage rises above the programmed overvoltage threshold.
  - If the SD0\_OV\_M mask bit is unmasked, this allows the overvoltage on the output of the step-down to initiate a power-down sequence and assert the nIRQ output.
  - However, when the output voltage target is decreased through I<sup>2</sup>C (write to SD0VOUT[6:0]) and the step-down converter is in the process of performing the controlled ramp to the new target (if SD0FSREN = 1), an overvoltage condition is not triggered until the controlled ramp is complete. Note that if the controlled ramp for decreasing output voltage target is disabled (SD0FSREN = 0), then the over-voltage condition triggers and causes a power down sequence if unmasked (SD0\_OV\_M = 0). If this situation is expected, it is recommended to mask it by setting SD0\_OV\_M to 1.
  - When the step-down is first enabled, either through I<sup>2</sup>C or by the sequencer, it is possible that the combination of the programmed soft-start ramp rate (SD0SSRAMP) and the output capacitance is such that it can cause the inductor current to reach the PMOS peak current limit.
  - Similarly, when the output voltage target is increased (by a write to SD0VOUT[6:0]) and the slew rate for dynamic voltage scaling is high enough (SD0SSRAMP), it can cause the inductor current to reach the PMOS peak current limit.
- All of the above conditions have associated status bits that provide a real-time status of the condition.

#### **Enable and Power Mode Control**

- SD0 can be enabled and disabled either by the flexible power sequencer or by I<sup>2</sup>C.
- The SD0FPS register configures if it is part of the sequence, and the master and slots numbers that it is assigned to.
- The bits PWR\_MD\_SD0[1:0] control whether the step-down is in normal power mode or low power mode.
- The step-down can be configured to dynamically transition to low power mode when the PMIC transitions to the DevSlp state.
- The step-down can also be forced to transition to low power mode through an I<sup>2</sup>C command. See (<u>Table 3</u>) in the Resource Power Mode section for additional information.

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### PCB Layout Guidelines

Careful circuit board layout is critical to achieve low-switching power losses and clean, stable operation.

When designing the PCB, follow these guidelines:

- 1. Place the inductor and output capacitor close to the device and keep the loop area of switching current small.
- When wiring the high current paths, short and wide traces should be used. For example, the trace between LX and the inductor. The voltage on this node is switching very quickly and additional area creates more radiated emissions.
- 3. The ground loop for the input and output capacitor should be as small as possible.
- 4. AGND should be connected to PGND through a via. Connect DGND and AGND together at the return terminal of the output capacitor. Do not connect them anywhere else.
- 5. Keep the power traces and load connections short and wide. This practice is essential for high-efficiency.
- 6. The feedback pin should be routed away from the switching node to increase noise immunity. This pin is a high-impedance input which is highly noise sensitive.
- 7. When possible, ground planes and traces should be used to help shield the feedback signal and minimize noise and magnetic interference.

## Detailed Description—Step-Down Regulators (SD1–3A Output)

SD1 is a step-down converter with the following features:

- Programmable output voltage from 0.26V to 1.52V in 10mV steps.
- ±2% Initial output accuracy.
- Capable of 3A continuous output current.
- Capable of powering up into a prebiased output.
- Automatic transition from pulse-skipping mode to fixed-frequency mode to provide high-efficiency across load range.
- Programmable low-power mode (LPM) to enable efficient low-power PMIC states.
- Programmable soft-start to minimize inrush current.
- Inductor current limits to limit power output to a short circuit or overload.
- Capable of active discharge.
- Programmable brownout and over-voltage comparators.

#### Active Discharge

• When the active discharge feature is enabled (SD1ADDIS = 0) and the step-down is disabled (either through I<sup>2</sup>C or by the sequencer), there is a 100 $\Omega$  active discharge resistance that is enabled from the output to ground.

#### **Output Monitoring**

SD1 has multiple ways of ensuring the health of its output.

- There is a programmable brownout monitor that sets an interrupt flag (SD1\_UV\_I) when the output voltage falls below the programmed brownout threshold.
  - If the SD1\_UV\_M mask bit is unmasked, this allows the brownout on the output of the step-down to initiate a powerdown sequence.
  - When the step-down is first enabled, either through I<sup>2</sup>C or by the sequencer, the brownout condition is not asserted until the soft-start is complete. However, if the output capacitance is large enough, the soft-start process completes before the output reaches the rising UV threshold and thereby the UV interrupt would get set, although the output would eventually rise above the UV threshold.
  - However, when the output voltage target is increased through I<sup>2</sup>C (write to SD1VOUT[6:0]) and the step-down
    converter is in the process of performing the controlled ramp to the new target, a brownout condition is not triggered
    until the controlled ramp is complete.

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

- There is a programmable overvoltage monitor that sets an interrupt flag (SD\_OV\_I) when the output voltage rises above the programmed overvoltage threshold.
  - If the SD1\_OV\_M mask bit is unmasked, this allows the overvoltage on the output of the step-down to initiate a
    power-down sequence and assert the nIRQ output.
  - However, when the output voltage target is decreased through I<sup>2</sup>C (write to SDVOUT[6:0]) and the step-down converter is in the process of performing the controlled ramp to the new target (if SD1FSREN = 1), an overvoltage condition is not triggered until the controlled ramp is complete. Note that if the controlled ramp for decreasing output voltage target is disabled (SD1FSREN = 0), then the over-voltage condition triggers and could cause a power-down sequence if unmasked (SD1\_OV\_M = 0). If this situation is expected, it is recommended to mask it by setting SD1\_OV\_M to 1.
  - When the step-down is first enabled, either through I<sup>2</sup>C or by the sequencer, it is possible that the combination
    of the programmed soft-start ramp rate (SD1SSRAMP) and the output capacitance is such that it can cause the
    inductor current to reach the PMOS peak current limit.
  - Similarly, when the output voltage target is increased (by a write to SD1VOUT[6:0]) and the slew rate for dynamic voltage scaling is high enough (SD1SSRAMP), it can cause the inductor current to reach the PMOS peak current limit.
- All of the above conditions have associated status bits that provide a real-time status of the condition.

#### **Enable and Power Mode Control**

- SD1 can be enabled and disabled either by the flexible power sequencer or by I<sup>2</sup>C.
- The SD1FPS register configures if it is part of the sequence, and the master and slots numbers that it is assigned to.
- The bits PWR MD SD1[1:0] control whether the step-down is in normal-power mode or low-power mode.
- The step-down can be configured to dynamically transition to low-power mode when the PMIC transitions to the DevSlp state.
- The step-down can also be forced to transition to low-power mode through an I<sup>2</sup>C command. See (<u>Table 3</u>) in the Resource Power Mode section for additional information.

### Detailed Description—Step-Down Regulators (SD2/3–2A Output)

SD2 and SD3 are step-down converters with the following features:

- Programmable output voltage from 0.600V to 3.78V in 12.5mV steps for SD2.
- Programmable output voltage from 0.600V to 2.194V in 12.5mV steps for SD3.
- ±2% Initial output accuracy.
- Capable of 2A continuous output current.
- Capable of powering up into a prebiased output.
- Automatic transition from pulse-skipping mode to fixed-frequency mode to provide high-efficiency across load range.
- Programmable low-power mode (LPM) to enable efficient low-power PMIC states.
- Soft-start to minimize inrush current.
- Inductor current limits to limit power output to a short circuit or overload.
- Programmable brownout and over-voltage comparators.

#### Output Monitoring

SD2 and SD3 have multiple ways of ensuring the health of their output.

- There is a programmable brownout monitor that sets an interrupt flag (SD2\_UV\_I/SD3\_UV\_I) when the output voltage falls below the programmed brownout threshold.
  - If the SD2\_UV\_M/SD\_UV\_M mask bit is unmasked, this allows the brownout on the output of the stepdown to initiate a power-down sequence.
  - When the step-down is first enabled, either through I<sup>2</sup>C or by the sequencer, the step-down's control circuit attempts to ramp the output voltage as fast as possible to the target output (programmed by

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

SDVOUT[7:0]/SD3VOUT[7:0]) limited only by the PMOS peak current limit. During this process of output voltage ramp, the brownout output is prevented from being triggered until the end of the soft-start period (determined by the specified ramp-up slew rate). However, if the output capacitance is large enough, the soft-start process completes before the output reaches the rising UV threshold and thereby the UV interrupt would get set, although the output would eventually rise above the UV threshold.

- When the output voltage for SD2 or SD3 is increased through I<sup>2</sup>C (programmed by SD2VOUT[7:0]/SD3VOUT[7:0]) after they have been enabled, the step-down control circuit changes the output voltage target directly to the final value. In such a case, the brownout comparator provides an undervoltage assertion. If the undervoltage assertion is not masked by SD2\_UV\_M/SD3\_UV\_M, a power-down sequence occurs. If such a use case is foreseen, it is recommended to set the mask bits first and then change the output voltage. Alternatively, the change in output voltage should be done in small steps. Note that even if the mask bit is set, the corresponding interrupt bit is still set.
- Note that a load transient on the output of the step-down at a fast slew rate and a large magnitude has the capability to cause an output voltage droop that can cause the UV comparator to trip and flag an under-voltage event, if the brownout threshold is set high (such as 90%).
- There is a programmable overvoltage monitor that sets an interrupt flag (SD2\_OV\_I/SD3\_OV\_I) when the output voltage rises above the programmed overvoltage threshold.
  - If the SD2\_OV\_M/SD3\_OV\_M mask bit is unmasked, this allows the overvoltage on the output of the stepdown to initiate a power-down sequence.
  - When the step-down is first enabled, either through I<sup>2</sup>C or by the sequencer, the step-down control circuit attempts to ramp the output voltage as fast as possible to the target output (programmed by SD2VOUT[7:0]/SD3VOUT[7:0]) limited only by the PMOS peak current limit. During this process of output voltage ramp, the over-voltage output is prevented from being triggered until the end of the soft-start period (determined by the specified ramp-up slew rate).
  - When the output voltage for SD2 or SD3 is increased through I<sup>2</sup>C (programmed by SD2VOUT[7:0]/SD3VOUT[7:0]) after they have been enabled, the step-down's control circuit changes the output voltage target directly to the final value. The step-down output voltage increases as a function of the output capacitance and load. In such a case, the over-voltage comparator provides an over-voltage assertion. If the overvoltage assertion is not masked by SD1\_OV\_M/SD1\_OV\_M, a power-down sequence occurs. If such a use case is foreseen, it is recommended to set the mask bits first and then change the output voltage. Alternatively, the change in output voltage should be done in small steps. Note that even if the mask bit is set, the corresponding interrupt bit is still set.
  - Note that a sudden load release with a high slew rate and magnitude has the potential to cause a momentary over-shoot on the output of the step-down that can trip the OV comparator output. If such use cases are expected, the OV threshold should be set as high as allowed.
- All of the above conditions have associated status bits that provide a real-time status of the condition.

#### Enable and Power Mode Control

- SD2/3 can be enabled and disabled either by the flexible power sequencer or by I<sup>2</sup>C.
- The SD2FPS/SD3FPS registers configure if it they are part of the sequence, and the master and slots numbers that they are assigned to.
- The bits PWR\_MD\_SD2[1:0]/PWR\_MD\_SD3[1:0] control whether the step-down is in normal-power mode or low-power mode.
  - The step-down can be configured to dynamically transition to low-power mode when the PMIC transitions to the DevSlp state.
  - The step-down can also be forced to transition to low-power mode through an I<sup>2</sup>C command. See (<u>Table</u> <u>3</u>) in the *Resource Power Mode* section for additional information.

#### **Active Discharge Resistor**

SD2/3 have an active-discharge resistance that can be enabled and disabled with SDxADDIS. Enabling the active

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

discharge feature helps ensure a complete and timely power-down of all system peripherals. The default condition of the active-discharge resistor feature is enabled, such that when the step-down converter is disabled, an internal  $100\Omega$  discharge resistor is connected to the output to discharge the energy stored in the output capacitor. When the step-down converter is enabled, the discharge resistor is disconnected from the output.

#### Soft-Start

The SD2/3 regulators have a soft-start feature to limit the inrush current during startup. The soft-start feature is achieved by limiting the slew rate of the output voltage during startup ( $dV_{OUT}$  SDx/dt).

During soft-start the output voltage for the regulator ramps at a fixed rate of  $17 \text{mV}/\mu\text{s}$  to its final value. The soft-start time( $\mu\text{s}$ ) is calculated by V<sub>OUT SDx</sub>/17mV.

If  $V_{OUT}$  SDx = 1.8V, the startup time is 105 $\mu$ s.

#### **Register and Reset Conditions**

See the *PMIC Register* section for additional information.

## Detailed Description—150mA PMOS LDO (LDO2, LDO4, LDO5, LDO6)

The MAX77714 has nine linear regulators (LDOs).

The four NMOS regulators are capless designs that are stable with or without an output decoupling capacitor. Additionally, the PMOS regulators have adjustable compensation that allows for the use of remote output capacitors.

All regulators can be operated in low-power mode, where the no-load quiescent current drops to 1.5mA. In low-power mode, each output supports a maximum load of 5mA.

All regulators have an output voltage power-OK interrupt signal that is integrated into the MAX77714 interrupt architecture.

#### **Features and Benefits**

- Nine Linear Regulators
  - General Performance
    - ±3% Output Accuracy LDOx and ±4.5% for LDO4 (0.4V) over Load/Line/Temperature
    - 50mV Dropout at Full Load
    - 63dB PSRR at 10kHz
    - 1.5mA Low-Power Mode
    - Short-Circuit and Thermal-Overload Protection
    - Dynamically Programmable Output Voltage
    - Power-OK Interrupt
    - Programmable Soft-Start Rate: 100mV/µs or 5mV/µs
  - · Soft-Start into Prebiased Output
  - Four N-Channel Regulators (LDO0/1/7/8)
    - 0.8V to 5.5V Input Range
    - 29mA Quiescent Supply Current
  - No Output Capacitor Required in Normal Operating Mode (cap required for low-power mode)
  - Five Standard P-Channel Regulators (LDO2/3/4/5/6)
    - 1.7V to 5.5V Input Range
    - 20mA Quiescent Supply Current
    - · Remote Capacitor Design with Register Adjustable Compensation to Optimize Transient Performance

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### Simplified Block Diagram

The nine LDOs of the MAX77714 are derived of five basic topologies as shown in (Table 5).

The PMOS regulators (PDRVx) operate and draw power from their power inputs (IN\_LDOxx), which have a minimum operating supply voltage of 1.7V ( $V_{IN\_LDOx}$ ). The control registers and some input circuitry operate from the main system supply (MBATT) and hold their contents when the regulator input voltage ( $V_{IN\_LDOx}$ ) drops to 0V.

The NMOS regulators (NDRVx) gate drive operates from the main system supply (MBATT), while the load current is provided by the regulator input (IN\_LDOxx). The input voltage ( $V_{IN\_LDOx}$ ) for the NMOS regulators extends down to 0.8V. To provide adequate gate drive for the NMOS output device, the NMOS output voltage should be more than 1.5V lower than the main system supply voltage ( $V_{MBATT}$ ). The control registers are also powered from MBATT.

NMOS regulators works into dropout with the  $V_{IN\_LDOx}$  to  $V_{OUT\_LDOx}$  voltage determined by  $I_{LOAD} \times R_{DO}$  where  $R_{DO}$  is the dropout resistance (typically 200mW). As dropout voltage decreases (by reducing load) below 0.3V, the PSRR and load regulation degrades.

All PMOS regulators are compensated at their output and require a remote output capacitance large enough to prevent oscillation. The NMOS regulators are internally compensated, but an additional output capacitor can be added to improve immunity to high-frequency noise and allow stable low-power mode operation. See the <u>Output Capacitor</u> <u>Selection</u> section for additional information.

NAME	DESCRIPTION	LDO
PDRV1	Power Device: PMOS Output Current: 150mA	LDO2, LDO4, LDO5, LDO6
PDRV2	Power Device: PMOS Output Current: 300mA	LDO3
NDRV1	Power Device: NMOS Output Current: 150mA	LDO0, LDO1
NDRV2	Power Device: NMOS Output Current: 300mA	LDO8
NDRV3	Power Device: NMOS Output Current: 450mA	LDO7

## Table 5. Basic LDO Topologies

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications




Figure 13. Linear Regulator Functional Diagram

#### **Active-Discharge Resistor**

Each linear regulator has an active-discharge resistor feature that can be enabled/disabled with ADE\_Lx\_. Enabling the active discharge feature helps ensure a complete and timely power-down of all system peripherals. The default condition of the active-discharge resistor feature is enabled so that whenever  $V_{MBATT}$  is below  $V_{MBATTUVLO}$  all regulators are disabled with their active-discharge resistors turned on. When  $V_{MBATT}$  is less than 1.0V, the NMOS transistors that control the active-discharge resistors lose their gate drive and become open.

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **Input Capacitor Selection**

Sufficient input bypass capacitance is required for stable operation of the LDO. Choose an effective input bypass capacitance ( $C_{IN\_LDO}$ ) of at least 1µF after derating. A 2.2µF ceramic capacitor is sufficient for most use cases. Larger values of  $C_{IN\_LDO}$  improve the decoupling for the LDO regulator.

 $C_{IN\_LDO}$  reduces the current peaks drawn from the battery or input power source during LDO regulator operation. The impedance of the input capacitor should be very low (i.e.,  $\leq 5m\Omega + \leq 500$ pH) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

As the case sizes of ceramic surface-mount capacitors decrease, their capacitance verses DC bias voltage characteristic becomes poor. Due to this characteristic, it is possible for 0603 case size capacitors to perform well while 0402 case size capacitors of the same value perform poorly. Consider the input capacitance value after initial tolerance, bias voltage, aging, and temperature derating. Maxim recommends a nominal capacitance value of  $1\mu$ F which, in 0402 case size, can derate to  $0.4\mu$ F.

#### **Output Capacitor Selection**

Choose the output bypass capacitance (C<sub>OUT\_LDO</sub>) to be 2.2µF. Larger values of C<sub>OUT\_LDO</sub> improve PSRR and load transient performance but increases the input surge currents during soft-start and output voltage changes.

 $C_{OUT\_LDO}$  is required to keep the LDO stable. The impedance of the output capacitor should be very low (i.e.,  $\leq 5m\Omega + \leq 500$ pH) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

As the case sizes of ceramic surface-mount capacitors decrease, their capacitance verses DC bias voltage characteristic becomes poor. Due to this characteristic, it is possible for 0603 case size capacitors to perform well while 0402 case size capacitors of the same value perform poorly. Consider the output capacitance value after initial tolerance, bias voltage, aging, and temperature derating. Maxim recommends a nominal capacitance value of  $2.2\mu$ F which, in 0402 case size, can derate to  $1.1\mu$ F.

#### P-Channel Linear Regulator Output Capaciitor

P-channel LDOs require an output capacitor to maintain stable output voltage regulation. Adjustable compensation allows for flexibility when designing the PCB and placing the output capacitor. The default compensation is factory programmable; additionally, the compensation is register adjustable when the LDO is off.

In many LDO designs, there is little-to-no flexibility in the physical placement of the output capacitor on the PCB. However, the LDO implementation within the device provides adjustable compensation for the p-channel LDOs. This adjustable compensation allows flexibility in the placement of the output capacitor on the PCB. However, as the output capacitor is placed farther from the device, slower compensation values are required to maintain stability; these slower compensation values decrease performance.

For optimum p-channel LDO performance, place the output capacitor as close to the LDO output as possible and program COMP\_Lx = 0b00. In situations were the full LDO performance is not required, the output capacitor can be place farther away from the LDO output with slower compensation values. This option becomes especially useful when the LDO output capacitor can be eliminated and the load's local input capacitor becomes the only capacitance on the LDO output node.

**Warning:** The COMP\_Lx bits should only be changed when the LDO is disabled. If the compensation bits are changed when the LDO is enabled, the output voltage glitches as the compensation changes.

#### N-Channel Linear Regulator Output Capacitor

N-channel LDOs technically do not require and output capacitor to maintain stable output voltage regulation if they are in normal mode (i.e., they can be capless). However, a n-channel LDO does require an output capacitor to maintain stable output voltage regulation in low-power mode. In either mode (normal or low-power), the LDO performs best with an output capacitor (C<sub>OUTx</sub>) as recommended in the <u>Output Capacitor Selection</u> section of the datasheet.

Note that the COMP\_Lx[1:0] bits for n-channel LDOs must be set to 0b00.

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### Bias

A small section of bias circuitry is required to be on when any of the LDOs are enabled. LDO enable signal from the FPS OR the L\_B\_EN from I<sup>2</sup>C enables the LDO bias circuits. In addition, whenever the LDO bias is enabled, the global bias for the MAX77714 is also enabled. The LDO bias circuitry takes  $t_{LBIAS}$  to turn on. If the LDO bias circuit is off and an LDO is enabled, the total time before the output starts slewing up is  $t_{LBIAS} + t_{LON}$ . If the LDO bias is on and an LDO is enabled, the total time before the output starts slewing is  $t_{LON}$ .

If the sequencing of a group of regulators is particularly important, it may be desirable to force the LDO bias to be on with the L\_B\_EN bit to ensure that the LDOs enables in a consistent manner with the shortest latency. Note that whenever L\_B\_EN is set, the global bias circuits and LDO bias circuits are enabled. The combined bias circuitry current is  $I_{QBIAS}$ . To ensure that the system always operates with the lowest quiescent current possible, it is a good idea to clear L\_B\_EN when it is not needed.

#### LDO Power Modes

Linear regulators and step-down regulators have very similar power mode controls. Each linear regulator is independently controlled with PWR\_MD\_Lx[1:0] and each step-down regulator is independently controlled with PWR\_MD\_SDx[1:0]. In addition to enable and disable control, each linear regulator has a special low-power mode that reduced the quiescent current to 1.5µA. In low-power mode, each regulator supports a load of up to 5mA (I\_MAXxx). The load regulation performance degrades proportionally with the reduced load current.

Several usage options are available for low-power mode. To force individual regulators to low-power mode, set PWR\_MD\_Lx to 0b10. To force a group of regulators to enter and exit low-power mode in unison, set their individual PWR\_MD\_Lx\_ bits to 0b10. When set for this "group and/or dynamic" low-power mode, the low-power mode is enabled when the global low-power mode signal is high. The global low-power mode signal is driven by the GLBL\_LPM bit or though a GPIO0.

When a linear regulator is configured to be part of a flexible power sequence (FPSSRC\_Lx), the power mode bits (PWR\_MD\_Lx) are still used to configure low-power mode and normal-power mode, but the flexible power sequencer itself controls weather the regulator is enabled or disabled.

#### Soft-Start and Dynamic Voltage Scaling (DVS)

The linear regulators have a programmable soft-start rate. When a linear regulator is enabled, the output voltage ramps to its final voltage at a slew rate of either 5mV/ms or 100mV/ms, depending on the state of the SS\_Lx bit. The 5mV/ms ramp rate limits the input inrush current to around 10mA on a 300mA regulator with a  $2.2\mu$ F output capacitor and no load. The 100mV/ms ramp rate results in a 200mA inrush current on a 300mA regulator with a  $2.2\mu$ F output capacitor and no load, but achieves regulation within 50ms. The soft-start ramp rate is also the rate of change at the output when changing dynamically between two output voltages while enabled (DVS). This includes both positive and negative output voltage transitions.

The LDO soft-start circuitry supports starting into a prebiased output. For example, if the output capacitor has an initial voltage of 0.4V when the regulator is enabled, the regulator gracefully increases the capacitor voltage to the required target voltage such as 1.2V. This is unlike other regulators without the start into prebias feature where they can force the output capacitor voltage to 0V before the soft-start ramp begins.

During a soft-start event or a DVS transition, the regulators output current increases by  $C_{OUT} \times dV/dt$ . In the event that the load current plus the additional current imposed by the soft-start or DVS transition, reach the regulator's current limit, the current limit is enforced. When the current limit is enforced, the advertised transition rate (dV/dt) does not occur.

#### Power-OK (POK) Comparators for Linear Regulators

Each linear regulator includes a POK comparator. The POK comparator signals (POK\_Lx) indicate when each output has lost regulation (i.e. the output voltage is below  $V_{POKTHL}$ ). The POK signal has a 25µs noise immunity filter ( $t_{POKNFLDO}$ ).

When any of the POK signals (POK\_Lx) go low, a maskable interrupt is generated. POK is the only interrupt available for the device's LDOs. The block level LDO interrupt register is IRQ\_LVL2\_Lx and the top level LDO interrupt is IRQ\_LDO.

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### **Overvoltage Clamp**

Each LDO has an overvoltage clamp that allows it to sink current when the output voltage is above its target voltage. This overvoltage clamp for a given LDO is disabled when that LDO is in low-power mode. If an LDO is in normal-power mode, then the overvoltage clamp is enabled/disabled with OVCLMP\_EN\_Lx (default enabled). The following bulleted list briefly describes three typical application scenarios that pertain to the overvoltage clamp.

**Warning:** If an LDO's overvoltage clamp is disabled (OVCLMP\_EN\_Lx = 0), the output loading is very low (<10 $\mu$ A), and the junction temperature of the device is hot (>70°C) the output voltage may rise above its regulation point.

Typical application scenarios for the overvoltage clamp:

- LDOs Load Leaking Current into the LDOs Output. Some LDO loads leak current into an LDO output during certain operating modes. This is typically seen with microprocessor loads. For example, a microprocessor with 3.3V, 2.5V, 1.8V, and 1.0V supply rails is running in standby mode. In this mode the higher voltage rails can leak currents of several milliamps into the lower voltage rails. If the 1.0V rail is supplied by an LDO, the LDO output voltage rises based on the amount of leakage current. With the LDO overvoltage clamp enabled, when the output voltage rises above its target regulation voltage, the overvoltage clamp sinks current from the output capacitor, which brings the output voltage back within regulation.
- Negative Load Transient to 0A: When the LDO load current quickly ramps to 0A (i.e., 300mA to 0A load transient with 1µs transition time), the output voltage can overshoot (i.e., sore). Since the LDO cannot turn off its pass device with an intently fast load transition, the LDO output voltage overshoots. In this instance, when the output voltage sores above target regulation voltage, the overvoltage clamp sinks current from the output capacitor, which brings the output voltage back within regulation.
- Negative Dynamic Voltage Transition: When the LDO output target voltage is decreased (i.e., 1.2V to 0.8V) when the
  system loading is light, the energy in the output capacitor tends to hold the output voltage up. When the output voltage
  is above its target regulation voltage, the overvoltage clamp sinks current from the output capacitor, which brings the
  output voltage back within regulation.

#### Nontypical Applications:

There are some nontypical applications for this overvoltage clamp that are not discussed. \*Two LDO outputs can be connected together to give one output with more current capability. In this case, you typically want one LDOs output voltage to be set 1LSB higher than the other LDO. The LDO with the lower output voltage should deactivate its overvoltage clamp.

\*Similar to the above, a step-down and LDO output can be connected together to give more current. In this case, the LDO output should be set lower than the step-down so that the step-down delivers the bulk of the load current (i.e., step-down is more efficient). The LDO would only become active during transient conditions or high load condiditons. In this case, the LDO overvoltage clamp should be disabled.

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### **Detailed Description—GPIO**

### GPIO

The MAX77714 has eight GPIO channels. It can be configure as GPO, GPI, and also has an ALT mode.

When configured as a general purpose output (GPO), the GPO is programmable to be push-pull or open-drain. When a GPIO is configured as a general purpose output, do not enable the internal pull-up or internal pull-down resistors which corresponds with that GPO.

When configured as a general pupose input (GPI), the GPI is programmable to have either a high-impedance,  $100k\Omega$  pulldown, or  $100k\Omega$  pullup. Additionally, interrupt inputs with programmable debounce timers are available.

The GPI edge(s) that triggers interrupts are selectable with REFE\_IRQx. When a GPI interrupt is enabled and the selected edge(s) are detected, EDGEx is set in the INT\_LVL2\_GPIO register and IRQ\_GPIO is set in the top-level interrupt register. If the top-level interrupt mask is cleared (IRQ\_GPIOM), the external interrupt signal nIRQ is asserted.

#### Alternate Mode

In addition to the GPO and GPI configurations, each GPIO has an alternate mode.

When a GPIO is in an alternate mode device may internally force the direction (i.e., output or input) and/or logic level of the GPIO. However, other options such as debounce times and rising/falling edge triggered interrupt settings are still valid in alternate mode.

GPIOx	ALTERNATE MODES
GPIO0	Active-High, Open-Drain, Flexible Power Sequencer Output
GPIO1	Active-High, Open-Drain, Flexible Power Sequencer Output
GPIO2	Active-High, Open-Drain, Flexible Power Sequencer Output
GPIO3	ACOK input
GPIO4	32kHz Output (32K_OUT0)
GPIO5	32kHz Output (32K_OUT1)
GPIO6	32kHz Output (32K_OUT2)
GPIO7	Active-High, Open-Drain, Flexible Power Sequencer Output

### **Table 6. GPIO Alternate Modes**

#### **Features and Benefits**

- Eight GPIO
- MBATT and GPIO\_INB Input Power Sources
- Four GPIOs per input
- Input Voltage Range from 1.7V to 5.5V
- GPI
  - · GPI to ACOK
  - GPI
  - Flexible Edge Trigger Support
  - Selectable Debounce Time
  - Optional pullup/pulldown
- GPO
  - Push-Pull
  - Open-Drain

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

- Four GPO programmable to Flexible Power Sequencer
- Three GPO to 32kHz Output Option
- 12mA Sink Current Allows for LED Drive

### **GPIO Programming Matrix**

### **Table 7. GPIO Programming Matrix**

GPIOx GPI									
Comment	DBNCx[1:0]	REFE_IRQx[1:0]	DOx	Dlx	DIRx	PPDRVx	PUEx	PDEx	AMEx
GPI	Debounce Times	Interrupt Options	0	Input Logic Level	1 = GPI	0	0	0	0
GPI with Internal Pullup	Debounce Times	Interrupt Options	0	Input Logic Level	1 = GPI	0	1	0	0
GPI with Internal Pulldown	Debounce Times	Interrupt Options	1	Input Logic Level	1 = GPI	0	0	1	0
GPIOx GPO									
GPO Push-Pull	0	0	Output Logic Level	0	0 = GPO	1 = push- pull	0	0	0
GPO Open-Drain	0	0	Output Logic Level	0	0 = GPO	0 = open- drain	0	0	0
GPIO0/1/2/7 Alternative Mode	Active-High I	Flexible Power Sec	quencer Out	tput		•			
Comment	DBNCx[1:0]	REFE_IRQx[1:0]	DOx	Dlx	DIRx	PPDRVx	PUEx	PDEx	AMEx
GPO Flexible Power Sequencer Output, Push-Pull	0	0	set by FPS	0	0	1 = push- pull	0	0	1
GPO Flexible Power Sequencer Output, Open- Drain	0	0	set by FPS	0	0	0 = open- drain	0	0	1
GPIO4/5/6 Alternative Mode 3	2kHz Output (	(32K_OUT1)							
Comment	DBNCx[1:0]	REFE_IRQx[1:0]	DOx	DIx	DIRx	PPDRVx	PUEx	PDEx	AMEx
GPO 32kHz Output, Push-Pull	0	0	set by XIN	0	0	1 = push- pull	0	0	1
GPO 32kHz Output, Open- Drain	0	0	set by XIN	0	0	0 = open- drain	0	0	1
GPIO3 Alternative Mode ACO	K (Level Trigg	gered)							
Comment	DBNC3[1:0]	REFE_IRQx[1:0]	DO3	DI3	DIR3	PPDRV3	PUE3	PDE3	AME3
GPI	Debounce Times	Interrupt Options	0	Input Logic Level	1 = GPI	0	0	0	1

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### Table 7. GPIO Programming Matrix (continued)

GPI with Internal Pullup	Debounce Times	Interrupt Options	0	Input Logic Level	1 = GPI	0	1	0	1
GPI with Internal Pulldown	Debounce Times	Interrupt Options	1	Input Logic Level	1 = GPI	0	0	1	1

### **Detailed Description—32kHz Oscillator**

The MAX77714 provides a 32kHz clock signal for the real-time clock and the central state machine. The 32kHz clock signal is derived from either an external 32kHz crystal or an external 32kHz clock source.

#### Features: 32kHz Oscillator

- · Low-jitter mode reduces cycle-to-cycle jitter to 15ns
- · Low-power mode lowers power consumption
- Dedicated clock output, additional outputs selectable as GPIO alternate modes
- Allows use of board-mounted crystal ballast capacitors or on-chip crystal ballast capacitors
- Internal ballast capacitor options support 6.5pF, 7.5pF, and 12.5pF crystals
- · Bypass mode supports external clock input
- Backup silicon oscillator allows continued functionality if crystal fails

#### **Operation Modes**

The MAX77714 32kHz oscillator supports two hardware configurations, selectable by an OTP option. In normal mode, the oscillator drives an external crystal to derive a 32kHz clock signal. In bypass mode, the oscillator accepts a 32kHz square wave from an external clock source. CRYSTAL\_CONFIG indicates the active operation mode.

In bypass mode, the oscillator buffers and passes through the input clock. The frequency detector detects abnormally low or high frequencies (below fDET\_MIN and above fDET\_MAX), but does not consider duty cycle or jitter.

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications




Figure 14. Block Diagram—32kHz Normal-Mode Operation

#### Low-Jitter Mode and Low-Power Mode

The crystal driver features two modes of operation: low-power mode and low-jitter mode. In low-jitter mode, the crystal driver current consumption is 24µA which allows for 15ns cycle-to-cycle jitter (tJIT\_LPM) and duty cycle to between 45% and 55%. In low-power mode, the crystal driver current consumption is low (IOSC\_LPM, 1.5µA) which corresponds to an increased cycle-to-cycle jitter and wider duty cycle (40% to 60%).

Power mode control is independently managed by the ON/OFF Controller based on the system state (ACTIVE, HIBERNATE, and STANDBY). When a system state transition occurs, the crystal driver automatically changes power mode as configured with 32K\_LJ\_x.

#### Internal Ballast Capacitors

The crystal driver has four options for internal ballast capacitance, selectable with an OTP option (32KLOAD\_OTP). (<u>Table 8</u>) shows the total crystal load capacitance (internal and external) for common configurations. XIN and XOUT typically have 3pf of parasitic capacitance each ( $C_{PAR}$ ) which factors in the total load capacitance calculation. For any internal and external load capacitance configuration,  $C_{LOAD}$  can be calculated using the formula  $C_{LOAD} = (C_{INT} + C_{EXT} + C_{PAR}) / 2$ .

For prototyping purposes, the internal load capacitance can be changed using test register access. Changing the internal load capacitance while the system is in operation is not recommended.

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### Table 8. 32kHz Crystal Oscillator Load Capacitance

32KLOAD	PARASITIC CAPACITANCE FROM XIN TO GND and XOUT TO GND (C <sub>PAR</sub> )	INTERNAL LOAD CAPACITANCE FROM XIN TO GND AND XOUT TO GND (C <sub>INT</sub> )	EXTERNAL LOAD CAPACITANCE FROM XIN TO GND AND XOUT TO GND (C <sub>EXT</sub> )	TOTAL LOAD CAPACITANCE ON THE CRYSTAL (C <sub>LOAD</sub> )	
0b00	3pF	None	10pF	6.5pF	
0b00	3pF	None	12pF	7.5pF	
0b00	3pF	None	22pF	12.5pF	
0b01	3pF	10pF	None	6.5pF	
0b10	3pF	12pF	None	7.5pF	
0b11	3pF	22pF	None	12.5pF	

### **Buffered Output**

The oscillator clocks a dedicated 32kHz buffered output (32KOUT) which provides a low-jitter 32kHz clock source to the system. The buffer is configurable to be either a push-pull, or open-drain output stage. The supply for the push-pull output stage is configurable to be one of three voltage rails: LDO12, BUCK3 or LSW1 (V32KOUT). For the buffered output to meet the low-jitter spec (t-JIT\_LPM), the following conditions must be satisfied:

- The primary oscillator must generate the 32kHz clock (32KSOURCE = 0).
- If a crystal is used (normal mode), the oscillator must be configured for low-jitter operation.
- If an external clock is used (bypass mode), the external clock must meet the low-jitter spec.
- The buffer must be configured for the push-pull output stage.

Additional 32kHz outputs are available from GPIO alternative modes; see the <u>GPIO</u> section for more information.

The FBB3 and LSW1 supply inputs to the buffer can be unpowered when their respective inputs are disabled. In such cases, the unpowered inputs are not backpowered from the powered inputs. Before enabling the buffer (EN32KOUT = 1), the selected supply must have reached its programmed output voltage; otherwise, runt pulses may appear at 32KOUT.

#### Silicon Oscillator

The MAX77714 includes a silicon oscillator which permits continued system operation in the event that the crystal oscillator fails. The silicon oscillator has reduced accuracy and higher jitter than a crystal oscillator and is not suitable for timekeeping or applications requiring low jitter; however, it offers greater reliability than the crystal oscillator and is sufficiently accurate for continued operation of device's core functionality.

During normal operation, the device derives its 32kHz clock from the crystal oscillator or internal silicon oscillator depending on the oscillator OTP selection. There are two conditions that cause it to use the silicon oscillator instead: if the crystal oscillator fails to start up in a timely manner, or if it fails during operation. The latter case results in an asynchronous reset of all registers in the device. In both cases, the device generates an interrupt (XTAL\_FAIL\_I) to notify the AP that a crystal fault caused the device to start up and operate using the silicon oscillator.

Once the system is operating with the silicon oscillator, software can periodically check XOSCOK to see if the crystal has restabilized. If software determines that the crystal is stable enough to use, it can set XOSC\_RETRY to initiate a glitchless transition back to the crystal oscillator. If the crystal oscillator is not OK (XOSCOK = 0), the transition does not occur.

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications




Figure 15. Flow Chart—Silicon Oscillator

### **Detailed Description—Backup Battery Charger**

The backup battery charger is a constant voltage (CV) and constant current (CC) style charger with a series output resistance. The backup battery charger is enabled and disabled with BBCEN. The charge current, charger voltage, output current, and output resistance are adjustable with the CNFG\_BBC register. The backup battery charger is suitable for the following types of backup cells:

- Super capacitor (a.k.a., gold cap, double-layer electrolytic)
- Standard capacitors (tantalum, electrolytic, ceramic)
- Rechargeable lithium manganese cells

#### Features

- 800µA maximum CC-CV backup battery charger.
- 2.5V to 3.5V adjustable backup battery setting with ± 3% tolerance.
- Seamless transition of RTC supply from V<sub>MBATT</sub> to V<sub>BBATT</sub> when V<sub>MBATT</sub> drops below V<sub>MBATT</sub> UVLO threshold.

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### **Detailed Description—Real-Time Clock (RTC)**

The real-time clock (RTC) is responsible for keeping track of the time. It records seconds, minutes, hours, days, months, and years with a calendar structure that accounts for leap years. The RTC is further equipped with two alarms and has a host of maskable interrupt capabilities.

Through a set of configuration registers, various modes of operation are possible. RTC supports both "Binary", and "Binary Coded Decimal", and supports features such as AM/PM, and 24/12 modes of operation. Additional sudden momentary power loss (SMPL) is available.

#### Features

- Gregorian Calendar with Leap Year Correction
- Two Alarms
- Maskable Interrupts
  - 1s and 60s
  - Alarm 1 & 2
  - SMPL
- Binary and BCD Modes
- 12/24 Hour Modes
- Sudden Momentary Power Loss (SMPL)
- Double Buffered Read/Write Registers Allows Asynchronous Register Access
- Operates down to 1.71V

### Writing to RTC

In order to safely write to various registers on-board the RTC, all RTC registers (except RTCINT register, bit 0 of UPDATE0 register, and bit 4 of UPDATE0 register) have a corresponding "Write Buffer". When the user writes to the RTC, the user is actually performing a write to these "Write Buffers". Therefore, in writing to RTC there are two steps needed to update a particular register or set of registers:

- 1. User writes desired value(s) to the register(s) located between 0x01 and 0x24. Behind the scene, only the "Write Buffers" are updated with these new values.
- 2. The user then writes a 1 to UDR bit 0 of the "UPDATE0 Register" at address 0x04 to transfer the modified "Write Buffers" to the corresponding time registers.

The logic subsequently would perform a transfer of data from Write Buffers to the actual registers and then clears the "UDR" bit automatically as well as clearing the Write Buffers (marking them as not modified).

Under the hood, the logic first does a double synchronization of the UDR bit to the 32.768kHz clock before using it as an enable bit to transfer from Write buffers to the actual registers thus allowing a safe update of these two unsynchronized clock events.

**Example 1.** Pseudo code for setting clock to Saturday, Jan 01, 2011, 1:00:00 PM

Set RTCCNTL to 0x01//12hr mode, BCD modeSet RTCUPDATE0 to 0x01//transfer RTCCNTL modification to RTCSet RTCSEC to 0x00//0 secondSet RTCMIN to 0x00//0 minuteSet RTCHOUR to 0x41//1 PMSet RTCDOW to 0x40//SaturdaySet RTCMONTH to 0x01//JanuarySet RTCYEAR to 0x11//1

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

Set RTCDOM to 0x01 //First Set RTCUPDATE0 to 0x01 //transfer write buffers to counters Wait 16 ms for write to complete

Set RTCSEC to 0x... //new write

Example 2. Pseudo code	for setting ALARM1 to every Wednesday at 7:30:00 AM:
Set RTCCNTL to 0x01	//12hr mode, BCD mode
Set RTCUPDATE0 to 0x01	//transfer RTCCNTL modification to RTC
Set RTCSECA1 to 0x80	//0 sec, enabled
Set RTCMINA1 to 0xB0	//30 minute, enabled
Set RTCHOURA1 to 0x87	//7 AM, enabled
Set RTCDOWA1 to 0x08	//Wednesday, enabled
Set RTCMONTHA1 to 0x00	) //Disabled
Set RTCYEARA1 to 0x00	//Disabled
Set RTCDOMA1 to 0x00	//Disabled
Set RTCUPDATE0 to 0x01	//transfer write buffers to counters
Wait 16ms for write to com	olete

Set RTCSEC to 0x... //new write

### Reading from RTC

Corresponding to most timing registers are a series of Read Buffers.

In order to safely read from various registers on-board the RTC, all RTC registers (except RTCINT register and bit 0 and 4 of UPDATE0 Register) have a corresponding Read Buffer. When the user reads from the RTC, the user is actually performing a read from the Read Buffers. Therefore, there are two steps needed to read a particular register or set of registers:

- 1. The user writes a 1 to RBUDR bit 4 of the UPDATE0 Register at address 0x04 to transfer most timing registers to the Read Buffers. Behind the scene, the Read Buffers are updated.
- 2. The user then reads from the desired register location.

After step 1, the logic subsequently performs a transfer of data from the actual registers to the Read Buffers and then clears the RBUDR bit.

The logic first does a double synchronization of the RBUDR bit to the 32.768 kHz clock before using it as a clock (RBUDR\_sync) to transfer from the actual registers to the Read Buffers, thus allowing a safe update of these 2 unsynchronized clock events.

#### **Example 3.** Pseudo code for reading the time:

Set RTCUPDATE0 to 0x10 //transfer timekeeper counters to read buffers

Wait 16ms for read to complete

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

Read RTCSEC	//second
Read RTCMIN	//minute
Read RTCHOUR	//hour
Read RTCDOW	//Day of Week
Read RTCMONTH	//Month
Read RTCYEAR	//Year
Read RTCDOM	//Day of Month
Example 4. Pseudo co	ode for reading ALARM1 setting:
Set RTCUPDATE0 to 0	0x10 // transfer timekeeper counters to read buffers
Wait 16ms for read to c	omplete
Read RTCSECA1	//sec
Read RTCMINA1	//minute
Read RTCHOURA1	//hour
Read RTCDOWA1	//Day of Week
Read RTCMONTHA1	//Month
Read RTCYEARA1	//Year
Read RTCDOMA1	//Day of Month

#### Sudden Momentary Power Loss (SMPL)

The SMPL function allows the system to recover if power is briefly lost due to a poor battery connection. If  $V_{MBATT}$  falls below and returns above the UVLO threshold within the SMPL timer threshold (SMPLT[1:0]) and SMPL is enabled (SMPL\_EN = 1), SMPL initiates a power-up sequence and the SMPL interrupt bit is set. If the SMPL timer expires before  $V_{MBATT}$  returns, the SMPL enable bit is automatically cleared in order to prevent power-up on subsequent SMPL events.

To ensure proper operation of the SMPL state machine, initialization software should clear and set SMPL\_EN after each power on event.

### **Detailed Description—I<sup>2</sup>C Interface**

#### I<sup>2</sup>C Slave Address

The device implements 7-bit slave addressing. An I<sup>2</sup>C bus master initiates communication with a slave device by issuing a START condition followed by the slave address. The device responds to its two slave addresses; all other slave addresses are not acknowledged by the device, (optional) with the exception of the General Call address (Software Reset option).

OTP_I2CADDR[1:0]	RTC SLAVE ADDRESS	RTC SLAVE ADDRESS	PMIC/GPIO SLAVE ADDRESS WRITE	PMIC/GPIO SLAVE ADDRESS
0b00	0x90, 0b1001_0000	0x91, 0b1001_0001	0x38, 0b0011_1000	0x39, 0b0011_1001
0b01	0x94, 0b1001_0100	0x95, 0b1001_0101	0x3C, 0b0011_1100	0x3D, 0b0011_1101
0b10	0x0D, 0b1101_0000	0xD1, 0b1101_0001	0x78, 0b0111_1000	0x79, 0b0111_1001
0b11	0xD4, 0b1101_0100	0xD5, 0b1101_0101	0x7C, 0b0111_1100	0x7D, 0b0111_1101

### Table 9. MAX77714 Slave Addresses

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### **Register Map**

RTC

ADDRESS	NAME	MSB							LSB		
RTC_FUNC	;										
0x00	RTCINT[7:0]	RSVD	RSVD	RSVD	RTC1S	SMPL	RTCA2	RTCA1	RTC60S		
0x01	RTCINTM[7:0]	RSVD	RSVD	RSVD	RTC1S	SMPLM	RTCA2M	RTCA1M	RTC60S M		
0x02	RTCCNTLM[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD RSVD HRMC			BCDM		
0x03	RTCCNTL[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	HRMOD E	BCD		
0x04	RTCUPDATE0[7:0]	RSVD	RSVD	RSVD	RBUDR	RSVD	FREEZE _SEC	FCUR	UDR		
0x05	RTCUPDATE1[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RBUDF	UDF		
0x06	RTCSMPL[7:0]	SMPL_E N	RSVD	RSVD	RSVD	SMPL	_T[1:0]	RSVD	RSVD		
0x07	RTCSEC[7:0]	RSVD				SEC[6:0]					
0x08	RTCMIN[7:0]	RSVD				MIN[6:0]					
0x09	RTCHOUR[7:0]	RSVD	AMPM			HOU	R[5:0]				
0x0A	RTCDOW[7:0]	RSVD	SAT	FRI	THU	WED	TUE	MON	SUN		
0x0B	RTCMONTH[7:0]	RSVD	RSVD	RSVD			MONTH[4:0	]			
0x0C	RTCYEAR[7:0]		YEAR[7:0]								
0x0D	RTCDOM[7:0]	RSVD	RSVD DAY[5:0]								
0x0E	RTCSECA1[7:0]	AESECA 1				SECA1[6:0]	]				
0x0F	RTCMINA1[7:0]	AEMINA 1				MINA1[6:0]					
0x10	RTCHOURA1[7:0]	AEHOU RA1	AMPMA 1			HOUR	A1[5:0]				
0x11	RTCDOWA1[7:0]	AEDOW A1	SATA1	FRIA1	THUA1	WEDA1	TUEA1	MONA1	SUNA1		
0x12	RTCMONTHA1[7:0]	AEMON A1	RSVD	RSVD		N	IONTHA1[4:	0]			
0x13	RTCYEARA1[7:0]	AEYEAR A1			Ň	YEARA1[6:0	)]				
0x14	RTCDOMA1[7:0]	AEDOM A1	RSVD			DAYA	1[5:0]				
0x15	RTCSECA2[7:0]	AESECA 2				SECA2[6:0]	]				
0x16	RTCMINA2[7:0]	AEMINA 2				MINA2[6:0]					
0x17	RTCHOURA2[7:0]	AEHOU RA2	AMPMA 2			HOUR	A2[5:0]				

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

ADDRESS	NAME	MSB							LSB		
0x18	RTCDOWA2[7:0]	AEDOW A2	SATA2	FRIA2	THUA2	WEDA2	TUEA2	MONA2	SUNA2		
0x19	RTCMONTHA2[7:0]	AEMON A2	RSVD	RSVD	MONTHA2[4:0]						
0x1A	RTCYEARA2[7:0]	AEYEAR A2	YEARA2[6:0]								
0x1B	RTCDOMA2[7:0]	AEDOM A2	RSVD	DAYA2[5:0]							
0x25	RTC_TIME_OK[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RTC_TI ME_OK		

### **Register Details**

#### RTCINT (0x00)

BIT	7	6	5	4		3	2	1	0	
Field	RSVD	RSVD	RSVD	RTC1S	5	SMPL	RTCA2	RTCA1	RTC60S	
Reset	0b0	0b0	0b0	0b0		0b0	0b0	0b0	0x0	
Access Type	Read Only	Read Only	Read Only	Read Only	Re	Read Only Read Only Read Only Rea				
BITFIELD	BITS		DESCRIPT	ION			D	ECODE		
RSVD	7		physical bit at t are don't care	his location. V	/rite					
RSVD	6		physical bit at f are don't care	his location. V	/rite					
RSVD	5		physical bit at f are don't care	his location. V	/rite					
RTC1S	4	Interrupt	c 1 Second Tir ner did not exp ne expired							
SMPL	3	SMPL Even	t Interrupt			0: No In 1: Interr				
RTCA2	2	RTC Alarm 2 0b0 = No int 0b1 = Interro	errupt							
RTCA1	1	0b0 = No int	RTC Alarm 1 Interrupt 0b0 = No interrupt 0b1 = Interrupt							
RTC60S	0	0b0 = 60s T	ond Timer Exp imer did not ex imer expired							

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### RTCINTM (0x01)

BIT	7	6	5		4	3	2	1	0
Field	RSVD	RSVD	RS	/D	RTC1S	SMPLM	RTCA2M	RTCA1M	RTC60SM
Reset	0b0	0b0	0x	0	0b1	0b1	0b1	0b1	0b1
Access Type	Write, Read	Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIE	LD	BITS		DESCRIPTION					
RSVD		7		There	e is no physical	bit at this locat	tion. Write to 0	. Reads are do	on't care.
RSVD		6		There	e is no physical	bit at this locat	tion. Write to 0	. Reads are do	on't care.
RSVD		5		There is no physical bit at this location. Write to 0. Reads are don't care.					
RTC1S		4		RTC Periodic 1 Second Timer Expired Interrupt MASK 0b0 = Not Masked 0b1 = Masked					
SMPLM		3		0b0 =	L Event Interrup • Not Masked • Masked	ot			
RTCA2M		2		0b0 =	Alarm 2 Interru - Not Masked - Masked	pt			
RTCA1M		1		RTC Alarm 1 Interrupt 0b0 = Not Masked 0b1 = Masked					
RTC60SM		0		0b0 =	60 Second Tim - Not Masked - Masked	er Expired Inte	rrupt		

#### RTCCNTLM (0x02)

BIT	7	6	5	4		3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	F	RSVD	RSVD	HRMODEM	BCDM
Reset	0b0	0b0	0x0	0b0		0b0	0b0	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read		Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPT	ION			DI	ECODE	
RSVD	7		here is no physical bit at this location. Write 0. Reads are don't care.						
RSVD	6		There is no physical bit at this location. Write to 0. Reads are don't care.						
RSVD	5		physical bit at t are don't care		/rite				
RSVD	4		physical bit at t are don't care		/rite				
RSVD	3		physical bit at t are don't care		/rite				
RSVD	2		There is no physical bit at this location. Write to 0. Reads are don't care.						
HRMODEM	1	Access Con RTCCNTL	trol of HRMOD	E Bit in Registe	er	0			

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION	DECODE
		0b0 = Writes to Bit 1 (HRMODE) of register address 0x03 (RTCCNTL) is not allowed. 0b1 = Writes to Bit 1 (HRMODE) of register address 0x03 (RTCCNTL) is allowed.	1: Writes to Bit 0 (HRMODE) of register address 0x03 (RTCCNTL) is allowed.
BCDM	0	Access Control of BCD Bit in Register RTCCNTL 0b0 = Writes to Bit 0 (BCD) of register address 0x03 (RTCCNTL) is not allowed. 0b1 = Writes to Bit 0 (BCD) of register address 0x03 (RTCCNTL) is allowed.	0: Writes to Bit 0 (BCD) of register address 0x03 (RTCCNTL) is not allowed. 1: Writes to Bit 0 (BCD) of register address 0x03 (RTCCNTL) is allowed.

#### RTCCNTL (0x03)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	HRMODE	BCD
Reset	0b0							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	6	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	5	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	4	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	3	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	2	There is no physical bit at this location. Write to 0. Reads are don't care.	
HRMODE	1	<ul> <li>Hour Format Control</li> <li>Note that AMPM bit defined for the HOUR or HOURA register only makes sense for the 12-hour mode as the 24-hour mode already has AM/PM implied.</li> <li>0b0 = 12-Hour mode</li> <li>0b1 = 24-Hour mode</li> <li>If HRMODEM = 0, writes to HRMODE are not allowed.</li> <li>When switching between 12-hour and 24-hour mode, the registers do not automatically update. User must reprogram all registers.</li> </ul>	
BCD	0	Data Mode for Time and Calendar Updates	0: Binary

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION	DECODE		
		0b0 = Binary 0b1 = Binary Coded Decimal (BCD)			
		If BCDM = 0 writes to BCD are not allowed.	1: Binary Coded Decimal (BCD)		
		When switching between binary and BCD, the time contents are no longer valid and must be reinitialized.			

#### RTCUPDATE0 (0x04)

BIT	7	6	5		4	3	2	1	0
Field	RSVD	RSVD	RS\	/D	RBUDR	RSVD	FREEZE_S EC	FCUR	UDR
Reset	0b0	0b0	0b	0	0b0	0b1	0b0	0b1	0b0
Access Type	Write, Rea	ad Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIE	LD	BITS				DE	SCRIPTION		
RSVD		7		There	e is no physical	bit at this locat	tion. Write to 0	. Reads are do	on't care.
RSVD		6		There	e is no physical	bit at this locat	tion. Write to 0	. Reads are do	on't care.
RSVD		5		There	e is no physical	bit at this locat	tion. Write to 0	. Reads are do	on't care.
RBUDR		4	regist 0b0 = 0b1 = Typic is set RBUI There	ccess control to update RTC registers by transferring data from the actual gisters to the Read Buffers. 20 = No action 21 = Update Read Buffers ypical transfer time from timekeeper counters to read is 15ms after RBUDR set. BUDR is internally cleared after the registers data has been transferred. here is no physical bit at this location. Write to 0. Reads are don't care. his bit freezes the SEC counter from incrementing.					
FREEZE_SEC		2		0b0 = SEC counter increments normally 0b1 = SEC counter stops incrementing, which stops all subsequent registers in the timer string (MIN, HOUR, DAY, etc.). This setting effectively stops the clock.					
FCUR		1		Flags Cleared Upon Read Control Bit 0b0 = User must write 0 to clear UDF and RBUDF 0b1 = UDF and RBUDF cleared upon read					
UDR	0		Access control to update RTC registers by transferring data from the Write Buffers to the actual registers. 0b0 = No action 0b1 = Update register Typical transfer time from Write Buffers to the timekeeper counters is 15ms after UDR is set. UDR is internally cleared after the registers data has been transferred.						

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### RTCUPDATE1 (0x05)

BIT	7	6	5	5	4	3	2	1	0		
Field	RSVD	RSVD	RS	VD	RSVD	RSVD	RSVD	RBUDF	UDF		
Reset	0b0	0b0	0b	0	0b0	0b0	0b0	0b1	0b0		
Access Type	Read Only	Read Only	Read	Only	Read Only	Read Only	Read Only	Read Only	Read Only		
BITFIE	LD	BITS				DE	SCRIPTION				
RSVD		7		There	e is no physical	bit at this locat	tion. Write to 0	. Reads are de	on't care.		
RSVD		6		There	e is no physical	bit at this locat	tion. Write to 0	. Reads are de	on't care.		
RSVD		5		There	e is no physical	bit at this locat	tion. Write to 0	. Reads are de	on't care.		
RSVD		4		There	e is no physical	bit at this locat	tion. Write to 0	. Reads are de	on't care.		
RSVD		3			e is no physical	bit at this locat	tion. Write to 0	. Reads are de	on't care.		
RSVD		2			ere is no physical bit at this location. Write to 0. Reads are don't care.						
RBUDF		1		the a can ii 0b0 = 0b1 = Typic If FC	bit is an Update ctual registers f nitiate a new re = Update not do = Update done cal update time UR bit (RTCUP d operation. If I	to Read Buffers ad operation, c one is 15ms after th DATE0 registe	s occurs. When otherwise it is n he RBUDR bit i er) is 1, this bit i	n this bit is 1, th ot safe to do so s set. s automatically	hen the user 5. 7 cleared after		
UDF		0		<ul> <li>This bit is an Update Flag that indicates when an actual transfer of data from the Write Buffers to the corresponding register occurs. When this bit is 1, then the user can initiate a new write operation, otherwise it is not safe to do so.</li> <li>0b0 = Update not done</li> <li>0b1 = Update done</li> <li>Typical update time is 15ms after the UDR bit is set.</li> <li>If FCUR bit (RTCUPDATE0 register) is 1, this bit is automatically cleared after a read operation. If FCUR is 0, the user must write a 0 to clear it.</li> </ul>							

#### RTCSMPL (0x06)

BIT	7		6	5		4	3	2	1	0
Field	SMPL_E	N	RSVD	RS\	/D	RSVD	SMP	_T[1:0]	RSVD	RSVD
Reset	0b0		0b0	0b	0	0b0	01	000	0b0	0b0
Access Type	Write, Re	ad	Write, Read	Write,	Read	Write, Read	Write	, Read	Write, Read	Write, Read
BITFIELD BITS			DESCRIPTION							
SMPL_EN		7			0b0 =	L Feature Enab SMPL Disable SMPL Enable	d			
RSVD			6	6 There is no physical bit at this location. Write to 0. Reads are don't care.					on't care.	
RSVD		5		There is no physical bit at this location. Write to 0. Reads are don't care.					on't care.	
RSVD		4			There is no physical bit at this location. Write to 0. Reads are don't care.					

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION			
SMPLT	3:2	Sets the SMPL Timer Threshold 0b00 = 0.5s 0b01 = 1.0s 0b10 = 1.5s 0b11 = 2.0s			
RSVD	1	There is no physical bit at this location. Write to 0. Reads are don't care.			
RSVD	0	There is no physical bit at this location. Write to 0. Reads are don't care.			

#### RTCSEC (0x07)

BIT	7	6	6         5         4         3         2         1         0							
Field	RSVD		SEC[6:0]							
Reset	0b0		0b0000000							
Access Type	Write, Re	ad	Write, Read							
BITFI	ELD	BITS		DESCRIPTION						
RSVD		7	There	e is no physica	I bit at this locat	tion. Write to (	). Reads are do	on't care.		
SEC		6:0	6:0 RTC Seconds Counter Register In Binary format (BCD = 0), valid values for B6 through B0 are 0 throu In BCD format, valid data for B6 through B4 are 0 through 5, and valid for B3 through B0 are 0 through 9.							

#### **RTCMIN (0x08)**

BIT	7	6	6 5 4 3 2 1 0							
Field	RSVD		MIN[6:0]							
Reset	0b0		0b000000							
Access Type	Write, Re	ad	Write, Read							
BITFIE	ELD	BITS		DESCRIPTION						
RSVD		7	There	There is no physical bit at this location. Write to 0. Reads are don't care.						
MIN		6:0	In Bir In BC	RTC Minutes Counter Register In Binary format (BCD = 0), valid values for B6 through B0 are 0 through 59 In BCD format, valid data for B6 through B4 are 0 through 5, and valid data for B3 through B0 are 0 through 9.						

#### RTCHOUR (0x09)

BIT	7	6	5	4	3	2	1	0		
Field	RSVD	AMPM	HOUR[5:0]							
Reset	0b0	0b0	0b00000							
Access Type	Write, Read	Write, Read	Write, Read							
BITFIE	LD	BITS		DESCRIPTION						
RSVD		7	There	There is no physical bit at this location. Write to 0. Reads are don't care.						
АМРМ		6	(HRN	AM/PM Selection. AMPM is only valid when the clock is set for 12-hour mode (HRMODE = 0). When the clock is set for 24-hour mode, this bit is a don't care.						

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		0b0 = AM 0b1 = PM
HOUR	5:0	<ul> <li>RTC Hours Counter Register</li> <li>Note that there are two possibilities for values chosen for B5 through B0 depending on current status of HRMODE Bit:</li> <li>If HRMODE = 1 (24-Hour Mode)</li> <li>Binary mode (BCD = 0): B5 is zero, and B4 through B0 valid values are 0 through 23.</li> <li>BCD mode (BCD = 1): Valid values for B5 through B4 are 0 through 2, and valid values for B3 through B0 are 0 through 9 (the full number does not exceed 23).</li> <li>If HRMODE = 0 (12-Hour Mode)</li> <li>Binary mode (BCD = 0): B5 and B4 are 0, and valid values for B3 through B0 are 1 through 12.</li> <li>BCD mode (BCD = 1): Valid values for B5 through B4 are 0 through 1, and valid values for B3 through B0 are 0 through 9 (the full number does not exceed 12).</li> </ul>

#### RTCDOW (0x0A)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	SAT	FRI	THU	WED	TUE	MON	SUN
Reset	0b0	0b1						
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	There is no physical bit at this location. Write to 0. Reads are don't care.
SAT	6	Bits B6 through B0 each represent one day of the week. As such, only one bit is set at a time. B[6:0] = 100_0000 represents Saturday
FRI	5	B[6:0] = 010_0000 represents Friday
THU	4	B[6:0] = 001_0000 represents Thursday
WED	3	B[6:0] = 000_1000 represents Wednesday
TUE	2	B[6:0] = 000_0100 represents Tuesday
MON	1	B[6:0] = 000_0010 represents Monday
SUN	0	B[6:0] = 000_0001 represents Sunday

### RTCMONTH (0x0B)

BIT	7	6	5	4 3 2 1 0						
Field	RSVD	RSVD	RSVD	D MONTH[4:0]						
Reset	0b0	0b0	0b0	0b00001						
Access Type	Write, Rea	d Write, Read	Write, Re	ad Write, Read						
BITFIE	LD	BITS			DI	ESCRIPTION				
RSVD		7	Т	There is no physical bit at this location. Write to 0. Reads are don't care.						
RSVD		6	Т	here is no physical bit at this location. Write to 0. Reads are don't care.						

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
RSVD	5	There is no physical bit at this location. Write to 0. Reads are don't care.
MONTH	4:0	RTC Months Counter Register In Binary format (BCD = 0), valid values for B4 through B0 are 1 through 12. In BCD format (BCD = 1), valid data for B4 is either 0 or 1, and valid data for B3 through B0 are 0 through 9 (the full value in BCD format does not exceed 12 and must be greater than zero).

### RTCYEAR (0x0C)

BIT	7	6	5	4	3	2	1	0				
Field		YEAR[7:0]										
Reset				0b000	00000							
Access Type		Write, Read										
BITFIE	LD	BITS			DE	SCRIPTION						
TEAR 7.0 In BCD forma					C = 0), valid v = 1), valid dat		rough B0 are 0 gh B4 are 0 thro gh 9.					

#### RTCDOM (0x0D)

BIT	7	6	5	4	3	2	1	0			
Field	RSVD	RSVD		DAY[5:0]							
Reset	0b0	0b0			0b00	00001					
Access Type	Write, Read	Write, Read			Write	, Read					
BITFI	ELD	BITS			DE	SCRIPTION					
RSVD		7	There	There is no physical bit at this location. Write to 0. Reads are don't care.							
RSVD		6	There	e is no physica	I bit at this loca	tion. Write to 0	. Reads are d	on't care.			
DAY		5:0	In Bir In BC valid than Furth accor • For must • For throu • For 1 thro not a	CD format (BCI data for B3 thr 0 but not excer remore, there rding to the sel months 1, 3, 5 be 1 through 3 months 4, 6, 9 gh 30. month 2, or monthere count for sola	CD = 0, valid valid D = 1, valid dat ough B0 are 0 ed 31). is a restriction of ected month ar T, 7, 8, 10, and 3 T, and 11 the se onth of Feb., the mal years, or not	alues for B5 thr ta for B4 throug through 9 (the f on choosing num d year as show 12 the selected elected value for e selected value nust be 1 throug years are those . 92, 96.	h B5 are 0 thr ull value shou mber of days i vn below: value for B5 t r B5 through B e for B5 throug gh 29 for leap	ough 3, and ld be greater n a month hrough B0 0 must be 1 gh B0 must b years. Does			

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### RTCSECA1 (0x0E)

BIT	7	6	5	4		3	2	1	0			
Field	AESECA1			•	SEC	CA1[6:0]						
Reset	0b0				0b0	000000						
Access Type	Write, Read		Write, Read									
BITFIELD	BITS		DESCRIPTION DECODE									
AESECA1	7	Alarm Enabl	e Control			0: Alarm disable 1: Alarm enable						
SECA1	6:0	In Binary for B6 through I format, valid	ds Counter Reg mat (BCD = 0) B0 are 0 throug data for B6 th nd valid data fo h 9.	, valid values f gh 59. In BCD rough B4 are 0	)							

### RTCMINA1 (0x0F)

BIT	7	6	5	4		3	2	1	0			
Field	AEMINA1		MINA1[6:0]									
Reset	0b0				0x0	000001						
Access Type	Write, Read		Write, Read									
BITFIELD	BITS		DESCRIPT	ION				DECODE				
AEMINA1	7	Alarm Enab	le Control			0: Alarm disable 1: Alarm enable						
MINA1	6:0	If the value of MIN and AE interrupt is g RTC Minute In Binary for B6 through format, valid	MINA1 is 1, ar generated. Is Counter Reg mat (BCD = 0) B0 are 0 throug I data for B6 th nd valid data for	ual to the value n RTCA1 alarm jister ), valid values f	or )							

### RTCHOURA1 (0x10)

BIT	7	6	5 4 3 2 1 0							
Field	AEHOURA1	AMPMA1	HOURA1[5:0]							
Reset	0b0	0b0	0b00001							
Access Type	Write, Read	Write, Read	Write, Read							
BITFIE	LD	BITS			DE	SCRIPTION				
AEHOURA1		7	0b0 =	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled						

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
AMPMA1	6	AM/PM Selection AMPM is only valid when the clock is set for 12-hour mode (HRMODE = 0). When the clock is set for 24-hour mode, this bit is a don't care. 0b0 = AM 0b1 = PM
		RTC Hours Alarm Register If the value of HOURA1 is equal to the value of HOUR and AEHOURA1 is 1, an RTCA1 alarm interrupt is generated. RTC Hours Counter Register Note that there are two possibilities for values chosen for B5 through B0 depending on current status of HRMODE Bit:
HOURA1	5:0	<ul> <li>If HRMODE = 1 (24-Hour Mode)</li> <li>Binary mode (BCD = 0): B5 is zero, and B4 through B0 valid values are 0 through 23.</li> <li>BCD mode (BCD = 1): Valid values for B5 through B4 are 0 through 2, and valid values for B3 through B0 are 0 through 9 (the full number does not exceed 23).</li> <li>If HRMODE = 0 (12-Hour Mode)</li> <li>Binary mode (BCD = 0): B5 and B4 are 0, and valid values for B3 through B0 are 1 through 12.</li> <li>BCD mode (BCD = 1): Valid values for B5 through B4 are 0 through 1, and valid values for B3 through B0 are 0 through 9 (the full number does not exceed 12).</li> </ul>

#### RTCDOWA1 (0x11)

BIT	7		6	5		4	3	2	1	0
Field	AEDOWA	41	SATA1	FRI	A1	THUA1	TUEA1	MONA1	SUNA1	
Reset	0b0		0b0	0b	0	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Re	ad	Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD BITS DESCRIPTION										
AEDOWA1			7		Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled					
SATA1			6		RTC Day Of Week Alarm Register         If the value of RTCDOWA1 is equal to the value of DOW and AEDOWA1         an RTCA1 alarm interrupt is generated.         Bits B6 through B0 each represent one day of the week. As such, only or         bit is set at a time.         B[6:0] = 100 0000 represents Saturday					
FRIA1			5		B[6:0	] = 010_0000 r	epresents Frida	ау		
THUA1			4		B[6:0	] = 001_0000 r	epresents Thur	sday		
WEDA1			3		B[6:0] = 000_1000 represents Wednesday					
TUEA1			2		B[6:0	] = 000_0100 r	epresents Tues	sday		
MONA1			1		B[6:0] = 000_0010 represents Monday					
SUNA1			0		B[6:0	] = 000_0001 r	epresents Sund	day		

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### RTCMONTHA1 (0x12)

BIT	7	6	5		4	3	2	1	0						
Field	AEMONA1	RSVD	/D RSV		MONTHA1[4:0]										
Reset	0b0	0b0	0b0 0b0		0b00000										
Access Type	Write, Read	Write, Read	Write,	Read	Write, Read										
BITFIE	LD	BITS			DESCRIPTION										
AEMONA1		7		0b0 =	arm Enable Control 0 = Alarm disabled 1 = Alarm enabled										
RSVD		6		There	e is no physical	bit at this loc	ation. Write to 0	. Reads are do	on't care.						
RSVD		5	5		re is no physical bit at this location. Write to 0. Reads are don't care.						here is no physical bit at this location. Write to 0. Reads are don't care.				
MONTHA1		4:0		If the	Month Alarm Register e value of MONTHA1 is equal to the value of MONTH and AEMONTHA1 an RTCA1 alarm interrupt is generated.										

### RTCYEARA1 (0x13)

BIT	7	6	5	4	3	2	1	0			
Field	AEYEARA1	1	YEARA1[6:0]								
Reset	0b0				0b0000000						
Access Type	Write, Read	t	Write, Read								
BITFIE	LD	BITS	BITS DESCRIPTION								
AEYEARA1		7	0b0 =	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled							
YEARA1		6:0	If the RTC/ RTC In Bir In BC	RTC Year Alarm Register If the value of YEARA1 is equal to the value of YEAR and AEYEARA1 is 1, an RTCA1 alarm interrupt is generated. RTC Years Counter Register In Binary format (BDC = 0), valid values for B7 through B0 are 0 through 99. In BCD format (BCD = 1), valid data for B7 through B4 are 0 through 9, and similarly valid data for B3 through B0 are 0 through 9.							

### RTCDOMA1 (0x14)

BIT	7	6	5	5 4 3 2 1						
Field	AEDOMA1	1 RSVD DAYA1[5:0]		DAYA1[5:0]						
Reset	0b0	0b0		0b00000						
Access Type	Write, Read	Write, Read		Write, Read						
BITFIE	LD	BITS			DE	SCRIPTION				
AEDOMA1		7	0b0 =	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled						
RSVD		6	There is no physical bit at this location. Write to 0. Reads are don't car					on't care.		

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
DAYA1	5:0	RTC Day Of Month Alarm 1 Register If the value of DAYA1 is equal to the value of DAY and AEDAYA1 is 1, an RTCA1 alarm interrupt is generated.

#### RTCSECA2 (0x15)

BIT	7	6	5	4	3	2	1	0		
Field	AESECA	2	SECA2[6:0]							
Reset	0b0				0b0000000					
Access Type	Write, Re	ad	Write, Read							
BITFIE	LD	BITS	BITS DESCRIPTION							
AESECA2		7	0b0 =	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled						
SECA2		6:0	In Bir In BC	RTC Seconds Counter Register In Binary format (BCD = 0), valid values for B6 through B0 are 0 through 59. In BCD format, valid data for B6 through B4 are 0 through 5, and valid data for B3 through B0 are 0 through 9.						

#### **RTCMINA2 (0x16)**

BIT	7	6	5	4	3	2	1	0			
Field	AEMINA2	L	MINA2[6:0]								
Reset	0b0				0b0000001						
Access Type	Write, Read	d	Write, Read								
BITFIE	LD	BITS	BITS DESCRIPTION								
AEMINA2		7	0b0 =	Alarm Enable Control 0b0 = Alarm disabled 0b2 = Alarm enabled							
MINA2		6:0	If the RTCA RTC In Bir In BC	Note - Alarm enabled         RTC Minutes Alarm Register         If the value of MINA2 is equal to the value of MIN and AEMINA2 is 1, an         RTCA2 alarm interrupt is generated.         RTC Minutes Counter Register         In Binary format (BCD = 0), valid values for B6 through B0 are 0 through 59.         In BCD format, valid data for B6 through B4 are 0 through 5, and valid data for B3 through B0 are 0 through 9.							

#### RTCHOURA2 (0x17)

BIT	7	6	5	4	3	2	1	0	
Field	AEHOURA2	AMPMA2		HOURA2[5:0]					
Reset	0b0	0b0		0b00000					
Access Type	Write, Read	Write, Read	Write, Read						
BITFIE	LD	BITS	DESCRIPTION						
AEHOURA2		7	Alarm Enable Control						

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		0b0 = Alarm disabled 0b1 = Alarm enabled
AMPMA2	6	AM/PM Selection. AMPM is only valid when the clock is set for 12-hour mode (HRMODE = 0). When the clock is set for 24-hour mode, this bit is a don't care. 0b0 = AM 0b1 = PM
HOURA2	5:0	<ul> <li>RTC Hours Alarm Register</li> <li>If the value of HOURA2 is equal to the value of HOUR and AEHOURA2 is 1, an RTCA2 alarm interrupt is generated.</li> <li>RTC Hours Counter Register</li> <li>Note that there are two possibilities for values chosen for B5 through B0 depending on current status of HRMODE Bit:</li> <li>If HRMODE = 1 (24-Hour Mode)</li> <li>Binary mode (BCD = 0): B5 is zero, and B4 through B0 valid values are 0 through 23.</li> <li>BCD mode (BCD = 1): Valid values for B5 through B4 are 0 through 2, and valid values for B3 through B0 are 0 through 9 (the full number does not exceed 23).</li> <li>If HRMODE = 0 (12-Hour Mode)</li> <li>Binary mode (BCD = 0): B5 and B4 are 0, and valid values for B3 through B0 are 1 through 12.</li> <li>BCD mode (BCD = 1): Valid values for B5 through B4 are 0 through 1, and valid values for B3 through B0 are 0 through 9 (the full number does not</li> </ul>

### RTCDOWA2 (0x18)

BIT	7		6	5		4	3	2	1	0		
Field	AEDOW	42	SATA2	FRI	A2	THUA2	WEDA2	TUEA2	MONA2	SUNA2		
Reset	0b0		0b0	0b	0	0b0	0b0	0b0	0b0	0b1		
Access Type	Write, Re	ad	Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read		
BITFIE	LD		BITS				DE	SCRIPTION				
AEDOWA2			7			n Enable Contro Alarm disable Alarm enable	d					
SATA2		6			RTC Day Of Week Alarm Register If the value of RTCDOWA2 is equal to the value of DOW and AEDOWA2 is 1 an RTCA2 alarm interrupt is generated. Bits B6 through B0 each represent one day of the week. As such, only one bit is set at a time. B[6:0] = 100 0000 represents Saturday							
FRIA2			5		B[6:0	] = 010_0000 r	epresents Frida	ау				
THUA2			4		B[6:0	] = 001_0000 r	epresents Thur	sday				
WEDA2			3			B[6:0] = 000_1000 represents Wednesday						
TUEA2			2			B[6:0] = 000_0100 represents Tuesday						
MONA2			1		B[6:0] = 000_0010 represents Monday							
SUNA2			0		B[6:0] = 000_0001 represents Sunday							

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### RTCMONTHA2 (0x19)

BIT	7	6	5	4		3	2	1	0	
Field	AEMONA2	RSVD	RSVD RSVD			MONTHA2[4:0]				
Reset	0b0	0b0	0b0				0b00000			
Access Type	Write, Read	Write, Read	Write, Read			Write, Read				
BITFIELD	BITS		DESCRIPTION				D	ECODE		
AEMONA2	7	Alarm Enabl 0b0 = Alarm 0b1 = Alarm	disabled				n disable n enable			
RSVD	6		physical bit at t are don't care.	his location. Wr	rite					
RSVD	5		There is no physical bit at this location. Write to 0. Reads are don't care.							
MONTHA2	4:0	If the value of MO	RTC Month Alarm Register If the value of MONTHA2 is equal to the value of MONTH and AEMONTHA2 is 1, an RTCA2 alarm interrupt is generated.							

#### RTCYEARA2 (0x1A)

BIT	7	6	5	4	3	2	1	0			
Field	AEYEARA	.2	YEARA2[6:0]								
Reset	0b0		0b000000								
Access Type	Write, Rea	ld	Write, Read								
BITFIE	LD	BITS	BITS DESCRIPTION								
AEYEARA2		7	0b0 =	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled							
YEARA2		6:0	RTC Year Alarm Register If the value of YEARA2 is equal to the value of YEAR and AEYEARA RTCA2 alarm interrupt is generated.								

#### RTCDOMA2 (0x1B)

BIT	7	6	5	5 4 3 2 1 0						
Field	AEDOMA	2 RSVD		DAYA2[5:0]						
Reset	0b0	0b0		0b000000						
Access Type	Write, Rea	d Write, Read	Write, Read							
BITFIE	LD	BITS		DESCRIPTION						
AEDOMA2		7	-	n Enable Contr = Alarm disable						

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		0b1 = Alarm enabled
RSVD	6	There is no physical bit at this location. Write to 0. Reads are don't care.
DAYA2	5:0	RTC Day Of Month Alarm 2 Register If the value of DAYA2 is equal to the value of DAY and AEDAYA2 is 1, an RTCA2 alarm interrupt is generated.

#### RTC\_TIME\_OK (0x25)

BIT	7	6	5		4	3	2	1	0			
Field	RSVD	RSVD	RSV	VD	RSVD	RSVD	RSVD	RSVD	RTC_TIME _OK			
Reset	0b0	0b0	0b	0	0b0	0b0	0b0	0b0	0b0			
Access Type	Write, Re	ad Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read			
BITFIE	LD	BITS				DE	SCRIPTION					
RSVD		7		There	e is no physical	bit at this locat	tion. Write to 0	. Reads are do	n't care.			
RSVD		6		There	e is no physical	bit at this locat	tion. Write to 0	. Reads are do	n't care.			
RSVD		5		There	There is no physical bit at this location. Write to 0. Reads are don't care.							
RSVD		4		There	There is no physical bit at this location. Write to 0. Reads are don't care.							
RSVD		3		There	e is no physical	bit at this locat	tion. Write to 0	. Reads are do	n't care.			
RSVD		2		There is no physical bit at this location. Write to 0. Reads are don't care.								
RSVD		1		There is no physical bit at this location. Write to 0. Reads are don't care.								
RTC_TIME_O	ĸ	0		bit. This I data i In the shoul	TIME_OK bit of bit is by default is either holding e application, wi d write 1 to this he RTC data is to 0.	0, communica g RESET defau hen the custon s bit and every	ting that the RT Ilt or holding a ner updates the time this bit is r	TC time keeping value which is time keeping r read and holds	g register not current. register, they "1" implies			

#### **PMIC-GPIO**

ADDRESS	NAME	MSB							LSB
CLOGIC									
0x00	INT_TOP[7:0]	IRQ_GL BL	IRQ_SD	IRQ_LD O	IRQ_GPI O	IRQ_RT C	RSVD	IRQ_ON OFF	IRQ
0x01	INT_MBATTRST_TEM P[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	MBATTR ESET_R	TJALRM 1_R	TJALRM 2_R
0x02	INT_LVL2_ONOFF[7:0]	RSVD	RSVD	ACOK_R	ACOK_F	EN0_R	EN0_F	EN0_1S EC	MRWRN
0x03	INT_LVL2_SD0_3[7:0]	SD0_OV _I	SD0_UV _I	SD1_OV _I	SD1_UV _I	SD2_OV _I	SD2_UV _I	SD3_OV _I	SD3_UV _I
0x04	INT_LVL2_L0_7[7:0]	IRQ_LVL 2_7	IRQ_LVL 2_6	IRQ_LVL 2_5	IRQ_LVL 2_4	IRQ_LVL 2_3	IRQ_LVL 2_2	IRQ_LVL 2_1	IRQ_LVL 2_0
0x05	INT_LVL2_L8[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	IRQ_LVL

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

ADDRESS	NAME	MSB							LSB
									2_8
0x06	INT_LVL2_GPIO[7:0]	EDGE7	EDGE6	EDGE5	EDGE4	EDGE3	EDGE2	EDGE1	EDGE0
0x07	<u>INT_TOPM[7:0]</u>	IRQ_GL BLM	IRQ_SD M	IRQ_LD OM	IRQ_GPI OM	IRQ_RT CM	RSVD	IRQ_ON OFFM	GLBLM
0x08	INTM_MBATTRST_TE MP[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	MBATTR ESETM	TJALRM 1M	TJALRM 2M
0x09	INTM_ONOFF[7:0]	RSVD	RSVD	ACOK_H IGHM	ACOK_L OWM	EN0_RM	EN0_FM	EN0_1S ECM	MRWRN M
0x0A	INTM_SD0_3[7:0]	SD0_OV _M	SD0_UV _M	SD1_OV _M	SD1_UV _M	SD2_OV _M	SD2_UV _M	SD3_OV _M	SD3_UV _M
0x0B	INT_MSK_L0_7[7:0]	IRQ_MS K_L7	IRQ_MS K_L6	IRQ_MS K_L5	IRQ_MS K_L4	IRQ_MS K_L3	IRQ_MS K_L2	IRQ_MS K_L1	IRQ_MS K_L0
0x0C	INT_MSK_L8[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	IRQ_MS K_L8
0x0D	STAT_MBATTRST_TE MP[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	MBATTR ESET_S	TJALRM 1	TJALRM 2
0x0E	STAT_ONOFF[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	EN0	ACOK
0x10	POERC0[7:0]	RSTIN	MBU	МВО	MBLSD	TOVLD	HDRST	WTCHD G	SHDN
0x11	POERC1[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	32К_ОК	BRDY_O K
0x20	STAT_SD0_3[7:0]	SD0_OV _S	SD0_UV _S	SD1_OV _S	SD1_UV _S	SD2_OV _S	SD2_UV _S	SD3_OV _S	SD3_UV _S
0x30	<u>32K_STATUS[7:0]</u>	RSVD	RSVD	SIOSCO K K		32KSOU RCE	32KLO	AD[1:0]	CRYSTA L_CONF IG
0x31	32K_CONFIG[7:0]	RSVD	RSVD	RSVD	XOSC_R ETRY	RSVD	PWR_M	D_32k[1:0]	32KSOU RCE_OT P
0x90	CNFG_GLBL1[7:0]	RSVD	MBLPD		ESET_HY 1:0]	MBA	ATT_RESET	[2:0]	MBATT_ RSTEN
0x91	CNFG_GLBL2[7:0]	RSVD	RSVD	RSVD	GLBL_L PM	WDTSLP C	WDTEN	TWE	D[1:0]
0x92	CNFG_GLBL3[7:0]	RSVD	RSVD	RSVD	SRCFPS 0	ENFPS0	SRCFPS 1	ENFPS0	WDTC
0x93	CNFG1_ONOFF[7:0]	RSVD	SFT_RS T		MRT[2:0]		SLPEN	PWR_O FF	EN0DLY
0x94	CNFG2_ONOFF[7:0]	MR_RST _WK	SFT_RS WD_RS WK_AC T_WK T_WK OK		WK_MB ATT	WK_ALA RM1R	WK_ALA RM2R	WK_EN0	
0x95	MSTR_PU_PD[7:0]	RSVD	M	ISTR_PU[2:	0]	RSVD	N	ISTR_PD[2:	0]
0x96	MSTR_SLPENTRY_EXI T[7:0]	RSVD	MSTR_SLPENTY[2:0]			RSVD	MST	TR_SLPEXT	[2:0]
0x97	BUCK_PWR_MD[7:0]	PWR_MD	_SD3[1:0]	PWR_MD	_SD2[1:0]	PWR_MD	_SD1[1:0]	PWR_MD	_SD0[1:0]
0x98	LDO_PWR_MD0_3[7:0]	PWR_M	D_L0[1:0]	PWR_M	D_L1[1:0]	PWR_MD_L2[1:0]		PWR_M	D_L3[1:0]
0x99	LDO_PWR_MD4_7[7:0]	PWR_M	D_L4[1:0]	PWR_M	D_L5[1:0]	PWR_M	D_L6[1:0]	D_L7[1:0]	
0x9A	LDO_PWR_MD8[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	PWR_M	D_L8[1:0]

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

ADDRESS	NAME	MSB							LSB	
0x9B	LDO0FPS[7:0]	FPSSRC		LD	00UPSLT[2	2:0]	LD	O0DNSLT[2	2:0]	
0x9C	LDO1FPS[7:0]	FPSSRO	C_L1[1:0]	LD	O1UPSLT[2	2:0]	LD	O1DNSLT[2	2:0]	
0x9D	LDO2FPS[7:0]	FPSSRO	C_L2[1:0]	LDO2UPSLT[2:0]			LDO2DNSLT[2:0]			
0x9E	LDO3FPS[7:0]	FPSSRO	C_L3[1:0]	LDO3UPSLT[2:0]			LDO3DNSLT[2:0]			
0x9F	LDO4FPS[7:0]	FPSSRO	C_L4[1:0]	LD	O4UPSLT[2	2:0]	LD	O4DNSLT[2	2:0]	
0xA0	LDO5FPS[7:0]	FPSSRC	C_L5[1:0]	LD	O5UPSLT[2	2:0]	LD	O5DNSLT[2	2:0]	
0xA1	LDO6FPS[7:0]	FPSSRC	C_L6[1:0]	LD	O6UPSLT[2	2:0]	LD	O6DNSLT[2	2:0]	
0xA2	LD07FPS[7:0]	FPSSRO	C_L7[1:0]	LD	O7UPSLT[2	2:0]	LD	O7DNSLT[2	2:0]	
0xA3	LDO8FPS[7:0]	FPSSRC	C_L8[1:0]	LD	O8UPSLT[2	2:0]	LD	O8DNSLT[2	2:0]	
0xA4	SD0FPS[7:0]	FPSSRC	_SD0[1:0]	SI	DOUPSLT[2	:0]	SI	DODNSLT[2	:0]	
0xA5	SD1FPS[7:0]	FPSSRC	_SD1[1:0]	SI	D1UPSLT[2	:0]	SI	D1DNSLT[2	:0]	
0xA6	SD2FPS[7:0]	FPSSRC	_SD2[1:0]	SI	D2UPSLT[2	:0]	SI	D2DNSLT[2	:0]	
0xA7	SD3FPS[7:0]	FPSSRC	_SD3[1:0]	SI	D3UPSLT[2	:0]	SI	D3DNSLT[2	:0]	
0xA8	GPIO0FPS[7:0]	FPSSRC_	GPIO0[1:0 ]	GP	IO0UPSLT[	2:0]	GP	IO0DNSLT[	2:0]	
0xA9	GPIO1FPS[7:0]	FPSSRC_	FPSSRC_GPIO1[1:0 ]		IO1UPSLT[	2:0]	GP	IO1DNSLT[	2:0]	
0xAA	GPIO2FPS[7:0]	FPSSRC_	FPSSRC_GPIO2[1:0 ]		GPIO2UPSLT[2:0]			GPIO2DNSLT[2:0]		
0xAB	<u>GPI07FPS[7:0]</u>	FPSSRC_	GPIO7[1:0 ]	GPIO7UPSLT[2:0]			GP	IO7DNSLT[	2:0]	
0xAC	RSTIOFPS[7:0]	FPSSRC_	RSTIO[1:0 ]	RS	RST7UPSLT[2:0]			T7DNSLT[2	2:0]	
			0	VERLAP						
BUCK										
0x40	SD0_CNFG1[7:0]	RSVD			S	D0VOUT[6	•			
0x41	SD1_CNFG1[7:0]	RSVD		SD1VOUT[6:			6:0]			
0x42	SD2_CNFG1[7:0]			SD2VOUT[7:0]						
0x43	SD3_CNFG1[7:0]				SD3VC	OUT[7:0]	•			
0x44	SD0_CNFG2[7:0]	RSVD	RSVD	SD0_SS RAMP	RSVD	RSVD	SD0FSR EN	SD0ADD IS	SD0FPW MEN	
0x45	SD0_CNFG3[7:0]	SD0_BO	_THR[1:0]	SD0_BO	_HYS[1:0]	RSVD	SD0_BO	_PR[1:0]	SD0_OV _THR	
0x46	SD1_CNFG2[7:0]	RSVD	RSVD RSVD		RSVD	RSVD	SD0FSR EN	SD0ADD IS	SD0FPW MEN	
0x47	SD1_CNFG3[7:0]	SD1_BO	SD1_BO_THR[1:0]		_HYS[1:0]	RSVD	SD1_BO_PR[1:0]		SD1_OV _THR	
0x48	SD2_CNFG2[7:0]	RSVD	RSVD RSVD		RSVD	RSVD	RSVD	SD2ADD IS	SD2FPW MEN	
0x49	SD2_CNFG3[7:0]	SD2_BO	_THR[1:0]	SD2_BO	_HYS[1:0]	RSVD	SD2_BO	_PR[1:0]	SD2_OV _THR	
0x4A	SD3_CNFG2[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	SD3ADD IS	SD3FPW MEN	
0x4B	SD3_CNFG3[7:0]	SD3 BO		SD3 BO		RSVD	SD3 BO	_PR[1:0]	SD3_OV	

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

ADDRESS	NAME	MSB							LSB
									_THR
			0	VERLAP					
LDO									
0x50	LDO_CNFG1_L0[7:0]	RSVD	RSVD			VOUT_LD	O_L0[5:0]		
0x51	LDO_CNFG2_L0[7:0]	OVCLM P_EN_L 0	ALPM_E N_L0	RSVD	RSVD	POK_L0	RSVD	ADE_L0	SS_L0
0x52	LDO_CNFG1_L1[7:0]	RSVD	RSVD			VOUT_LD	O_L1[5:0]		
0x53	LDO_CNFG2_L1[7:0]	OVCLM P_EN_L 1	ALPM_E N_L1	RSVD	RSVD	POK_L1	RSVD	ADE_L1	SS_L1
0x54	LDO_CNFG1_L2[7:0]	RSVD	RSVD			VOUT_LD	O_L2[5:0]		I
0x55	LDO_CNFG2_L2[7:0]	OVCLM P_EN_L 2	ALPM_E N_L2	COMP_	_L2[1:0]	POK_L2	RSVD	ADE_L2	SS_L2
0x56	LDO_CNFG1_L3[7:0]	RSVD	RSVD			VOUT_LD	O_L3[5:0]		
0x57	LDO_CNFG2_L3[7:0]	OVCLM P_EN_L 3	ALPM_E N_L3	COMP_	_L3[1:0]	POK_L3	RSVD	ADE_L3	SS_L3
0x58	LDO_CNFG1_L4[7:0]	RSVD	RSVD			VOUT_LD	0_L4[5:0]		
0x59	LDO_CNFG2_L4[7:0]	OVCLM P_EN_L 4	ALPM_E N_L4	COMP_L4[1:0]		POK_L4	RSVD	ADE_L4	SS_L4
0x5A	LDO_CNFG1_L5[7:0]	RSVD	RSVD			VOUT_LD	O_L5[5:0]		1
0x5B	LDO_CNFG2_L5[7:0]	OVCLM P_EN_L 5	ALPM_E N_L5	COMP_	_L5[1:0]	POK_L5	RSVD	ADE_L5	SS_L5
0x5C	LDO_CNFG1_L6[7:0]	RSVD	RSVD			VOUT_LDO_L6[5:0]			
0x5D	LDO_CNFG2_L6[7:0]	OVCLM P_EN_L 6	ALPM_E N_L6	COMP_	_L6[1:0]	POK_L6	RSVD	ADE_L6	SS_L6
0x5E	LDO_CNFG1_L7[7:0]	RSVD	RSVD			VOUT_LD	O_L7[5:0]		
0x5F	LDO_CNFG2_L7[7:0]	OVCLM P_EN_L 7	ALPM_E N_L7	COMP_	_L7[1:0]	POK_L7	RSVD	ADE_L7	SS_L7
0x60	LDO_CNFG1_L8[7:0]	RSVD	RSVD			VOUT_LD	O_L8[5:0]		
0x61	LDO_CNFG2_L8[7:0]	OVCLM P_EN_L 8	ALPM_E N_L8	RSVI	D[1:0]	POK_L8	RSVD	ADE_L8	SS_L8
0x62	LDO_CNFG3[7:0]			RSVD[6:0]		]			L_B_EN
			0	VERLAP					
GPIO									
0x70	CNFG_GPIO0[7:0]	DBNC	0[1:0]	REFE_IRQ[1:0]		DO0	DI0	DIR0	PPDRV0
0x71	CNFG_GPIO1[7:0]	DBNC	21[1:0]	REFE_	IRQ[1:0]	DO1	DI1	DIR1	PPDRV1
0x72	CNFG_GPIO2[7:0]	DBNC	2[1:0]	REFE_	IRQ[1:0]	DO2	DI2	DIR2	PPDRV2
0x73	CNFG_GPIO3[7:0]	DBNC	23[1:0]	REFE_	IRQ[1:0]	DO3	DI3	DIR3	PPDRV3

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

ADDRESS	NAME	MSB							LSB	
0x74	CNFG_GPIO4[7:0]	DBNC	DBNC4[1:0]		REFE_IRQ[1:0]		DI4	DIR4	PPDRV4	
0x75	CNFG_GPIO5[7:0]	DBNC	25[1:0]	REFE_	IRQ[1:0]	DO5	DI5	DIR5	PPDRV5	
0x76	CNFG_GPIO6[7:0]	DBNC	26[1:0]	REFE_	IRQ[1:0]	DO6	DI6	DIR6	PPDRV6	
0x77	CNFG_GPIO7[7:0]	DBNC	27[1:0]	REFE_	IRQ[1:0]	DO7	DI7	DIR7	PPDRV7	
0x78	PUE_GPIO[7:0]	PUE7	PUE6	PUE5	PUE4	PUE3	PUE2	PUE1	PUE0	
0x79	PDE_GPI0[7:0]	PDE7	PDE6	PDE5	PDE4	PDE3	PDE2	PDE1	PDE0	
0x7A	AME_GPIO[7:0]	AME7	AME6	AME5	AME4	AME3	AME2	AME1	AME0	
			0	VERLAP						
SBIAS										
0xB0	<u>CID0[7:0]</u>			SR[7:0]						
0xB1	<u>CID1[7:0]</u>			SR[15:8]						
0xB2	<u>CID2[7:0]</u>			SR[23:16]						
0xB3	CID3[7:0]		DIDN	DM[3:0] DIDO[3:0]						
0xB4	<u>CID4[7:0]</u>				DRV	/[7:0]				
BBC										
0x80	CNFG_BBC[7:0]	BBCF	RS[1:0]	BBCLO WIEN	BBCV	′S[1:0]	BBCC	S[1:0]	BBCEN	
I2C										
0xC0	<u>I2C_CTRL1[7:0]</u>	RSVD	RSVD	RSVD	PAIR	RSVD	RSVD	WD_EN	HS_EXT	
0xC1	12C_CTRL2[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	I2CWP	

### **Register Details**

### INT\_TOP (0x00)

BIT	7	6	5		4	3	2	1	0			
Field	IRQ_GLBL	IRQ_SD	IRQ_I	LDO	IRQ_GPIO	IRQ_RTC	RSVD	IRQ_ONOF F	IRQ			
Reset	0b0	0b0	0b	0	0b0	0b0	0b0	0b0	0b0			
Access Type	Read Only	Read Only	Read	Only	Read Only	Read Only	Read Only	Read Only	Read Only			
BITFIEI	LD	BITS				DE	SCRIPTION					
IRQ_GLBL		7		1 = T	<ul><li>0 = No unmasked interrupts pending in the INT_MBATTRST_TEMP register.</li><li>1 = There are unmasked interrupts pending in the INT_MBATTRST_TEMP register.</li></ul>							
IRQ_SD		6			lo unmasked in here are unmas		•	•	r.			
IRQ_LDO		5			lo unmasked in here are unmas		•	•	r.			
IRQ_GPIO		4		0 = No unmasked interrupts pending in the IRQ_LVL2_GPI register 1 = There are unmasked interrupts pending in the IRQ_LVL2_GPI register								
IRQ_RTC		3			lo unmasked in here are unma		•	•	er.			
RSVD		2		Reserved. Unutilized bit. Write to 0. Reads are don't care.								

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
IRQ_ONOFF	1	<ul><li>0 = No unmasked interrupts pending in the ONOFFIRQ register.</li><li>1 = There are unmasked interrupts pending in the ONOFFIRQ register.</li></ul>
IRQ	0	0 = Unmasked gate drive is logic low. 1 = Unmasked gate drive is logic high.

#### INT\_MBATTRST\_TEMP (0x01)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	MBATTRES ET_R	TJALRM1_ R	TJALRM2_ R
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
MBATTRESET_R	2	<ul> <li>0 = MBATT has not fallen below programmed MBATTRESET since the last time this bit was read.</li> <li>1 = MBATT has fallen below programmed MBATTRESET since the last time this bit was read.</li> </ul>
TJALRM1_R	1	$0 = T_J$ has not risen above TJALRM1 since the last time this bit was read. 1 = T_J has risen above TJALRM1 since the last time this bit was read.
TJALRM2_R	0	$0 = T_J$ has not risen above TJALRM21 since the last time this bit was read. 1 = T_J has risen above TJALRM2 since the last time this bit was read.

#### INT\_LVL2\_ONOFF (0x02)

BIT	7	6	5		4	3	2	1	0		
Field	RSVD	RSVD	ACOM	<_R	ACOK_F	EN0_R	EN0_F	EN0_1SEC	MRWRN		
Reset	0b0	0b0	0b0	0	0b0	0b0	0b0	0b0	0b0		
Access Type	Read Clears All	Read Clears All	Rea Clears		Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All		
BITFIEI	LD	BITS				DE	SCRIPTION				
RSVD		7		Rese	rved. Unutilized	bit. Write to 0	. Reads are do	n't care.			
RSVD		6		Reserved. Unutilized bit. Write to 0. Reads are don't care.							
ACOK_R		5			lo ACOK rising n ACOK rising	0					
ACOK_F		4		read.	lo ACOK falling n ACOK falling	0					
EN0_R		3		0 = No EN0 rising edges have occurred since the last time this bit was read. 1 = An EN0 rising edge has occurred since the last time this bit was read.							
EN0_F		2			lo EN0 rising eo n EN0 rising eo	•					

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
EN0_1SEC	1	0 = EN0 has not been active for 1 second since the last time this bit was read. 1 = EN0 has been active for 1 second since the last time this bit was read.
MRWRN	0	The time for the hard power off warning is one setting shorter than what is programmed by MRT[2:0] (i.e., HRDPOW[2:0]-1). When MRT[2:0] = 0b000, MRWRN is essentially a don't care. 0 = EN0 has not been active for MRT[2:0]-1 since the last time this bit was read. 1 = EN0 has been active for MRT[2:0]-1 since the last time this bit was read.

#### INT\_LVL2\_SD0\_3 (0x03)

BIT	7	6	5	4	3	2	1	0		
Field	SD0_OV_I	SD0_UV_I	SD1_OV	_I SD1_UV_I	SD2_OV_I	SD2_UV_I	SD3_OV_I	SD3_UV_I		
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0		
Access Type	Read Clears All	Read Clears All	Read Clears A	Read II Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All		
BITFIE	LD	BITS			DE	SCRIPTION				
SD0_OV_I		7	tir 1	0 = SD0 output HAS NOT risen above the rising OV threshold since the last time this bit was read. 1 = SD0 output HAS risen above the rising OV threshold since the last time this bit was read.						
SD0_UV_I		6	th 1	= SD0 was enable reshold since the = SD0 was enable reshold since the	last time this bi	t was read, OR put HAS fallen	, SD1 was disa	bled.		
SD1_OV_I		5	tir 1	ne this bit was rea	ut HAS risen above the rising OV threshold since the last time					
SD1_UV_I		4	th 1	<ul> <li>0 = SD1 was enabled and SD1 output HAS NOT fallen below the falling UV threshold since the last time this bit was read, OR, SD1 was disabled.</li> <li>1 = SD1 was enabled and SD1 output HAS fallen below the falling UV threshold since the last time this bit was read.</li> </ul>						
SD2_OV_I		3	tir 1	<ul> <li>0 = SD2 output HAS NOT risen above the rising OV threshold since the last time this bit was read.</li> <li>1 = SD2 output HAS risen above the rising OV threshold since the last time this bit was read.</li> </ul>						
SD2_UV_I		2	th 1	<ul> <li>0 = SD2 was enabled and SD2 output HAS NOT fallen below the falling UV threshold since the last time this bit was read, OR, SD2 was disabled.</li> <li>1 = SD2 was enabled and SD2 output HAS fallen below the falling UV threshold since the last time this bit was read.</li> </ul>						
SD3_OV_I		1	<ul> <li>0 = SD3 output HAS NOT risen above the rising OV threshold since the time this bit was read.</li> <li>1 = SD3 output HAS risen above the rising OV threshold since the last ti this bit was read.</li> </ul>							
SD3_UV_I	D3_UV_I 0				<ul> <li>0 = SD3 was enabled and SD3 output HAS NOT fallen below the falling UV threshold since the last time this bit was read, OR, SD3 was disabled.</li> <li>1 = SD3 was enabled and SD3 output HAS fallen below the falling UV threshold since the last time this bit was read.</li> </ul>					

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### INT\_LVL2\_L0\_7 (0x04)

Field         IRQ_LVL2_ 7         IRQ_LVL2_ 8         IRQ_LVL2_ 5         IRQ_LVL2_ 4         IRQ_LVL2_ 3         IRQ_LVL2_ 2         IRQ_LVL2_ 1         IRQ_LVL2_ 0         IRQ_LVL2_ 0         IRQ_LVL2_ 1         IRQ_LVL2_ 0         IRQ_LVL2_ 1         IRQ_LVL2_ 0         IRQ_LVL2_ 1         IRQ_LVL2_ 1         IRQ_LVL2_ 0         IRQ_LVL2_ 1         IRQ_LVL2_ 0         IRQ_LVL2_ 1         IRQ_LVL2_ 1         IRQ_LVL2_ 0         IRQ_LVL2_ 1         IRQ_LV2_ 1         IRQ_LV2_	BIT	7	6	5		4	3	2	1	0					
Access Type     Read Only     Re	Field			_	′L2_				IRQ_LVL2_ 1						
Type         Read Only         Rea	Reset	0b0	0b0	0b0		0b0	0b0	0b0	0b0	0b0					
IRQ_LVL2_7     7     I: An interrupt has occurred. Cleared when read.       0: No interrupt has occurred since the last time this register was read.     Bit 7: IRQ_LVL2_L7       Bit 6: IRQ_LVL2_L6     Bit 6: IRQ_LVL2_L5       Bit 4: IRQ_LVL2_L3     Bit 3: IRQ_LVL2_L3       Bit 2: IRQ_LVL2_L3     Bit 2: IRQ_LVL2_L3       Bit 0: IRQ_LVL2_L1     Bit 3: IRQ_LVL2_L1       Bit 0: IRQ_LVL2_L1     Bit 0: IRQ_LVL2_L1       Bit 1: IRQ_LVL2_L1     Bit 0: IRQ_LVL2_L1       Bit 1: IRQ_LVL2_L1     Bit 1: IRQ_LVL2_L1       Bit 1: IRQ_LVL2_L1     Bit 1: IRQ_LVL2_L1       Bit 1: IRQ_LVL2_L1     Bit 1: IRQ_LVL2_L1       Bit 1: IRQ_LVL2_L2     Bit 1: IRQ_LVL2_L1       Bit 1: IRQ_LVL2_L1     Bit 1: IRQ_LVL2_L1       Bit 1: IRQ_LVL2_L1     Bit 1: IRQ_LVL2_L2       Bit 1: IRQ_LVL2_L2     Bit 1: IRQ		Read Only	Read Only	Read C	Only	Read Only	Read Only	Read Only	Read Only	Read Only					
IRQ_LVL2_7       7       8:17: IRQ_LVL2_L7 Bit 6: IRQ_LVL2_L6 Bit 7: IRQ_LVL2_L6 Bit 7: IRQ_LVL2_L6 Bit 7: IRQ_LVL2_L5 Bit 7: IRQ_LVL2_L1 Bit 7: IRQ_LVL2_L1 Bit 7: IRQ_LVL2_L1 Bit 7: IRQ_LVL2_L1 Bit 7: IRQ_LVL2_L1 Bit 7: IRQ_LVL2_L0         IRQ_LVL2_6       6       1: An interrupt has occurred. Cleared when read. 0: No interrupt has occurred since the last time this register was read. Bit 7: IRQ_LVL2_L1 Bit 1: IRQ_LVL2_L0         IRQ_LVL2_6       8:16: IRQ_LVL2_L1 Bit 0: IRQ_LVL2_L1 Bit 0: IRQ_LVL2_L1 Bit 0: IRQ_LVL2_L1 Bit 0: IRQ_LVL2_L1 Bit 0: IRQ_LVL2_L2         IRQ_LVL2_6       8:17: IRQ_LVL2_L1 Bit 0: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L1 Bit 0: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L3         Bit 7: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L3         Bit 7: IRQ_LVL2_L4         Bit 7: IRQ_LVL2_L4         Bit 7: IRQ_LVL2_L5         Bit 7: IRQ_LVL2_L4         Bit 7: IRQ_LVL2_L5         Bit 7: IRQ_LVL2_L4         Bit 7: IRQ_LVL2_L4         Bit 7: IRQ_LVL2_L4         Bit 7: IRQ_LVL2_L4	BITFIEI	BITFIELD BITS				DESCRIPTION									
IRQ_LVL2_6       6       0: No interrupt has occurred since the last time this register was read.         Bit 7: IRQ_LVL2_L7       Bit 6: IRQ_LVL2_L6         Bit 3: IRQ_LVL2_L5       Bit 4: IRQ_LVL2_L1         Bit 0: IRQ_LVL2_L1       Bit 0: IRQ_LVL2_L1         Bit 0: IRQ_LVL2_L1       Bit 0: IRQ_LVL2_L0         Bit 1: IRQ_LVL2_L1       Bit 0: IRQ_LVL2_L1         Bit 0: IRQ_LVL2_L0       Bit 1: IRQ_LVL2_L1         Bit 0: IRQ_LVL2_L1       Bit 0: IRQ_LVL2_L0         Bit 1: IRQ_LVL2_L0       Bit 3: IRQ_LVL2_L1         Bit 0: IRQ_LVL2_L1       Bit 0: IRQ_LVL2_L1         Bit 1: IRQ_LVL2_L1       Bit 1: IRQ_LVL2_L2         Bit 2: IRQ_LVL2_L2       Bit 1: IRQ_LVL2_L2         Bit 3: IRQ_LVL2_L2       Bit 3: IRQ_LVL2_L2         Bit 1: IRQ_LVL2_L1       Bit 0: IRQ_LVL2_L2         Bit 1: IRQ_LVL2_L2       Bit 1: IRQ_LVL2_L1         Bit 0: IRQ_LVL2_L2       Bit 7: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L0       Bit 7: IRQ_LVL2_L1         Bit 7: IRQ_LVL2_L2       Bit 7: IRQ_LVL2_L1         Bit 6: IRQ_LVL2_L2       Bit 7: IRQ_LVL2_L1         Bit 6: IRQ_LVL2_L2       Bit 6: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L1       Bit 6: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L1       Bit 6: IRQ_LVL2_L2         Bit 7: IRQ_LVL2_L1       Bit	IRQ_LVL2_7 7				0: No interrupt has occurred since the last time this register was read. Bit 7: IRQ_LVL2_L7 Bit 6: IRQ_LVL2_L6 Bit 5: IRQ_LVL2_L5 Bit 4: IRQ_LVL2_L4 Bit 3: IRQ_LVL2_L3 Bit 2: IRQ_LVL2_L2 Bit 1: IRQ_LVL2_L1										
IRQ_LVL2_550: No interrupt has occurred since the last time this register was read. Bit 7: IRQ_LVL2_L7 Bit 6: IRQ_LVL2_L6 Bit 5: IRQ_LVL2_L5 Bit 4: IRQ_LVL2_L4 Bit 3: IRQ_LVL2_L3 Bit 1: IRQ_LVL2_L2 Bit 1: IRQ_LVL2_L0IRQ_LVL2_44IRQ_LVL2_41: An interrupt has occurred. Cleared when read. 0: No interrupt has occurred since the last time this register was read. Bit 7: IRQ_LVL2_L0IRQ_LVL2_44Bit 0: IRQ_LVL2_L0Bit 1: IRQ_LVL2_L0Bit 0: IRQ_LVL2_L0Bit 0: IRQ_LVL2_L0Bit 1: IRQ_LVL2_L1 Bit 0: IRQ_LVL2_L2Bit 1: IRQ_LVL2_L2Bit 2: IRQ_LVL2_L3 Bit 4: IRQ_LVL2_L4 Bit 3: IRQ_LVL2_L3 Bit 2: IRQ_LVL2_L2Bit 1: IRQ_LVL2_L2Bit 1: IRQ_LVL2_L3 Bit 2: IRQ_LVL2_L2Bit 1: IRQ_LVL2_L4 Bit 3: IRQ_LVL2_L3 Bit 2: IRQ_LVL2_L2Bit 1: IRQ_LVL2_L2Bit 1: IRQ_LVL2_L3 Bit 2: IRQ_LVL2_L2Bit 1: IRQ_LVL2_L3 Bit 2: IRQ_LVL2_L2Bit 1: IRQ_LVL2_L4 Bit 3: IRQ_LVL2_L3Bit 0: IRQ_LVL2_L4Bit 0: IRQ_LVL2_L0Bit 0: IRQ_LVL2_L0	IRQ_LVL2_6 6				0: No Bit 7: Bit 6: Bit 5: Bit 4: Bit 2: Bit 2: Bit 1:	interrupt has o IRQ_LVL2_L7 IRQ_LVL2_L6 IRQ_LVL2_L5 IRQ_LVL2_L4 IRQ_LVL2_L3 IRQ_LVL2_L2 IRQ_LVL2_L1	occurred since			read.					
0: No interrupt has occurred since the last time this register was read.         Bit 7: IRQ_LVL2_L7         Bit 6: IRQ_LVL2_L6         Bit 5: IRQ_LVL2_L6         Bit 5: IRQ_LVL2_L5         Bit 4: IRQ_LVL2_L4         Bit 3: IRQ_LVL2_L3         Bit 2: IRQ_LVL2_L2         Bit 1: IRQ_LVL2_L2         Bit 0: IRQ_LVL2_L1         Bit 0: IRQ_LVL2_L0	IRQ_LVL2_5		5		0: No interrupt has occurred since the last time this register was read. Bit 7: IRQ_LVL2_L7 Bit 6: IRQ_LVL2_L6 Bit 5: IRQ_LVL2_L5 Bit 4: IRQ_LVL2_L4 Bit 3: IRQ_LVL2_L3 Bit 2: IRQ_LVL2_L2 Bit 1: IRQ_LVL2_L1										
IRQ_LVL2_3 3 1: An interrupt has occurred. Cleared when read.	IRQ_LVL2_4 4				0: No interrupt has occurred since the last time this register was read. Bit 7: IRQ_LVL2_L7 Bit 6: IRQ_LVL2_L6 Bit 5: IRQ_LVL2_L5 Bit 4: IRQ_LVL2_L4 Bit 3: IRQ_LVL2_L3 Bit 2: IRQ_LVL2_L2 Bit 1: IRQ_LVL2_L1										
	IRQ_LVL2_3		3				occurred. Clea	ared when read							

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		0: No interrupt has occurred since the last time this register was read. Bit 7: IRQ_LVL2_L7 Bit 6: IRQ_LVL2_L6 Bit 5: IRQ_LVL2_L5 Bit 4: IRQ_LVL2_L4 Bit 3: IRQ_LVL2_L3 Bit 2: IRQ_LVL2_L2 Bit 1: IRQ_LVL2_L1 Bit 0: IRQ_LVL2_L0
IRQ_LVL2_2	2	<ol> <li>An interrupt has occurred. Cleared when read.</li> <li>No interrupt has occurred since the last time this register was read.</li> <li>Bit 7: IRQ_LVL2_L7</li> <li>Bit 6: IRQ_LVL2_L6</li> <li>Bit 5: IRQ_LVL2_L5</li> <li>Bit 4: IRQ_LVL2_L4</li> <li>Bit 3: IRQ_LVL2_L3</li> <li>Bit 2: IRQ_LVL2_L2</li> <li>Bit 1: IRQ_LVL2_L1</li> <li>Bit 0: IRQ_LVL2_L0</li> </ol>
IRQ_LVL2_1	1	<ol> <li>An interrupt has occurred. Cleared when read.</li> <li>No interrupt has occurred since the last time this register was read.</li> <li>Bit 7: IRQ_LVL2_L7</li> <li>Bit 6: IRQ_LVL2_L6</li> <li>Bit 5: IRQ_LVL2_L5</li> <li>Bit 4: IRQ_LVL2_L4</li> <li>Bit 3: IRQ_LVL2_L3</li> <li>Bit 2: IRQ_LVL2_L2</li> <li>Bit 1: IRQ_LVL2_L1</li> <li>Bit 0: IRQ_LVL2_L0</li> </ol>
IRQ_LVL2_0	0	<ol> <li>An interrupt has occurred. Cleared when read.</li> <li>No interrupt has occurred since the last time this register was read.</li> <li>Bit 7: IRQ_LVL2_L7</li> <li>Bit 6: IRQ_LVL2_L6</li> <li>Bit 5: IRQ_LVL2_L5</li> <li>Bit 4: IRQ_LVL2_L4</li> <li>Bit 3: IRQ_LVL2_L3</li> <li>Bit 2: IRQ_LVL2_L2</li> <li>Bit 1: IRQ_LVL2_L1</li> <li>Bit 0: IRQ_LVL2_L0</li> </ol>

#### INT\_LVL2\_L8 (0x05)

BIT	7	6	5		4	3	2	1	0
Field	RSVD	RSVD	RSVD		RSVD	RSVD	RSVD	RSVD	IRQ_LVL2_ 8
Reset	0b0	0b0	0b	0	0b0	0b0	0b0	0b1	0b0
Access Type	Read Only	Read Only	Read	Only	Read Only	Read Only	Read Only	Read Only	Read Only
BITFIEI	LD	BITS	DESCRIPTION						
RSVD		7		Reserved. Unutilized bit. Write to 0. Reads are don't care.					

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	1	Reserved. Unutilized bit. Write to 0. Reads are don't care.
IRQ_LVL2_8	0	<ol> <li>An interrupt has occurred. Cleared when read.</li> <li>No interrupt has occurred since the last time this register was read.</li> <li>Bit 7: Reserved</li> <li>Bit 6: Reserved</li> <li>Bit 5: Reserved</li> <li>Bit 4: Reserved</li> <li>Bit 3: Reserved</li> <li>Bit 2: Reserved</li> <li>Bit 1: Reserved</li> <li>Bit 1: Reserved</li> <li>Bit 0: IRQ_LVL2_L8</li> </ol>

### INT LVL2 GPIO (0x06)

BIT	7	6	5		4	3	2	1	0		
Field	EDGE7	EDGE6	EDG	E5	EDGE4	EDGE3	EDGE2	EDGE1	EDGE0		
Reset	0b0	0b0	0b0	C	0b0	0b0	0b0	0b0	0b0		
Access Type	Write, Read	Write, Read	Write, Read		Write, Read						
BITFIE	LD	BITS				DE	SCRIPTION				
EDGE7		7		GPIOx Edge Detection Interrupt 0 = No edges have been detected on GPIOx since the last time this bit was read. 1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.							
EDGE6		6		<ul> <li>GPIOx Edge Detection Interrupt</li> <li>0 = No edges have been detected on GPIOx since the last time this bit was read.</li> <li>1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.</li> </ul>							
EDGE5		5		<ul> <li>GPIOx Edge Detection Interrupt</li> <li>0 = No edges have been detected on GPIOx since the last time this bit was read.</li> <li>1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.</li> </ul>							
EDGE4		4		GPIOx Edge Detection Interrupt 0 = No edges have been detected on GPIOx since the last time this bit was read. 1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.							

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
EDGE3	3	<ul> <li>GPIOx Edge Detection Interrupt</li> <li>0 = No edges have been detected on GPIOx since the last time this bit was read.</li> <li>1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.</li> </ul>
EDGE2	2	<ul> <li>GPIOx Edge Detection Interrupt</li> <li>0 = No edges have been detected on GPIOx since the last time this bit was read.</li> <li>1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.</li> </ul>
EDGE1	1	<ul> <li>GPIOx Edge Detection Interrupt</li> <li>0 = No edges have been detected on GPIOx since the last time this bit was read.</li> <li>1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.</li> </ul>
EDGE0	0	<ul> <li>GPIOx Edge Detection Interrupt</li> <li>0 = No edges have been detected on GPIOx since the last time this bit was read.</li> <li>1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.</li> </ul>

#### INT\_TOPM (0x07)

BIT	7	6	5		4	3	2	1	0			
Field	IRQ_GLBL M	IRQ_SDM	IRQ_L	DOM	IRQ_GPIO M	IRQ_RTCM	RSVD	IRQ_ONOF FM	GLBLM			
Reset	0b0	0b0	0b	0	0b0	0b0	0b0	0b1	0b0			
Access Type	Read Only	Read Only	Read	Only	Read Only	Read Only	Read Only	Read Only	Read Only			
BITFIEI	D	BITS		DESCRIPTION								
IRQ_GLBLM		7		IRQ_GLBLM blocks the interrupts from the global resources (INTLBT register) from affecting the nIRQ pin. Be careful not to confuse IRQ_GLBLM with GLBLM. GLBLM blocks all interrupts from affecting the nIRQ pin. 0 = Unmasked 1 = Masked								
IRQ_SDM		6		0 = Unmasked 1 = Masked								
IRQ_LDOM		5		0 = Unmasked 1 = Masked								
IRQ_GPIOM	IRQ_GPIOM 4			0 = Unmasked 1 = Masked								
IRQ_RTCM		3			0 = Unmasked 1 = Masked							
RSVD 2			Reserved. Unutilized bit. Write to 0. Reads are don't care.									
IRQ_ONOFFM 1			0 = Unmasked 1 = Masked									

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
GLBLM	0	IRQ_GLBLM blocks the interrupts from the global resources (INT_MBATTRST_TEMP register) from affecting the nIRQ pin. Be careful not to confuse IRQ_GLBLM with GLBLM. GLBLM blocks all interrupts from affecting the nIRQ. 0 = Unmasked 1 = Masked

#### INTM\_MBATTRST\_TEMP (0x08)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	MBATTRES ETM	TJALRM1M	TJALRM2M
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b1	0b0
Access Type	Read Only	Read Only	Read Only					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
MBATTRESETM	2	0 = Unmasked 1 = Masked
TJALRM1M	1	0 = Unmasked 1 = Masked
TJALRM2M	0	0 = Unmasked 1 = Masked

#### INTM\_ONOFF (0x09)

BIT	7	6	5		4	3	2	1	0		
Field	RSVD	RSVD	RSVD ACOK_ HM		ACOK_LO WM	EN0_RM	EN0_FM	EN0_1SEC M	MRWRNM		
Reset	0b0	0b0	0b	1	0b1	0b1	0b1	0b1	0b1		
Access Type	Read Onl	y Read Only	Read	Only	Read Only	Read Only	Read Only	Read Only	Read Only		
BITFIEI	D	BITS			DESCRIPTION						
RSVD		7		Reserved. Unutilized bit. Write to 0. Reads are don't care.							
RSVD		6		Reserved. Unutilized bit. Write to 0. Reads are don't care.							
ACOK_HIGHM	I	5			nmasked lasked						
ACOK_LOWM		4			nmasked lasked						
EN0_RM		3			nmasked lasked						
EN0_FM		2			nmasked lasked						

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
EN0_1SECM	1	0 = Unmasked 1 = Masked
MRWRNM	0	0 = Unmasked 1 = Masked

#### INTM\_SD0\_3 (0x0A)

BIT	7	6	5		4	3	2	1	0
Field	SD0_OV_M	SD0_UV_M	SD1_C	N_M	SD1_UV_M	SD2_OV_M	SD2_UV_M	SD3_OV_M	SD3_UV_M
Reset	0b1	0b1	0b	1	0b1	0b1	0b1	0b1	0b1
Access Type	Write, Read	Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIE	LD	BITS				DE	SCRIPTION		
SD0_OV_M		7		PGO 1 = [	During an output OD_INT and in During an outpu OD_INT and do	itiate a powerd it over-voltage	own event. event, SD0_O <sup>\</sup>	√_I is set to 1 b	
SD0_UV_M		6		PGO 1 = [	During an output OD_INT and in During an outpu OD_INT and do	itiate a powerd it under-voltage	own event. e event, SD0_L	JV_I is set to 1	
SD1_OV_M		5		<ul> <li>0 = During an output over-voltage event, SD1_OV_I is set to 1 along with PGOOD_INT and initiate a powerdown event.</li> <li>1 = During an output over-voltage event, SD1_OV_I is set to 1 but NOT PGOOD_INT and does not initiate a power-down event.</li> </ul>					
SD1_UV_M		4		<ul> <li>0 = During an output under-voltage event, SD1_UV_I is set to 1 along with PGOOD_INT and initiate a powerdown event.</li> <li>1 = During an output under-voltage event, SD1_UV_I is set to 1 but NOT PGOOD_INT and does not initiate a power-down event.</li> </ul>					-
SD2_OV_M		3		PGO 1 = [	During an output OD_INT and in During an outpu OD_INT and do	itiate a powerd it over-voltage	own event. event, SD2_O <sup>\</sup>	√_I is set to 1 b	
SD2_UV_M		2		PGOOD_INT a 1 = During an		<ul> <li>= During an output under-voltage event, SD2_UV_I is se</li> <li>PGOOD_INT and initiate a powerdown event.</li> <li>= During an output under-voltage event, SD2_UV_I is se</li> <li>PGOOD_INT and does not initiate a power-down event.</li> </ul>		JV_I is set to 1	-
SD3_OV_M		1		PGO 1 = [	During an output OD_INT and in During an outpu OD_INT and do	itiate a powerd it over-voltage	own event. event, SD3_O\	_ √_I is set to 1 b	-
SD3_UV_M		0		PGO 1 = [	During an output OD_INT and in During an outpu OD_INT and do	itiate a powerd it under-voltage	own event. e event, SD3_L	_ JV_I is set to 1	-

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### INT\_MSK\_L0\_7 (0x0B)

BIT	7	6	5		4	3	2	1	0
Field	IRQ_MSK_ L7	IRQ_MSK_ L6	IRQ_M L5	_	IRQ_MSK_ L4	IRQ_MSK_ L3	IRQ_MSK_ L2	IRQ_MSK_ L1	IRQ_MSK_ L0
Reset	0b1	0b1	0b	1	0b1	0b1	0b1	0b1	0b1
Access Type	Write, Read	Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIEL	D	BITS				DE	SCRIPTION		
IRQ_MSK_L7		7		0: Internet Bit 7: Bit 6: Bit 5: Bit 4: Bit 3: Bit 2: Bit 1:	errupt is maske errupt is unmas IRQ_MSK_L7 IRQ_MSK_L6 IRQ_MSK_L5 IRQ_MSK_L4 IRQ_MSK_L3 IRQ_MSK_L2 IRQ_MSK_L1 IRQ_MSK_L0		not driven low	due to an LDO	event.
IRQ_MSK_L6		6		0: Internet Bit 7: Bit 6: Bit 5: Bit 4: Bit 3: Bit 2: Bit 1:	errupt is maske errupt is unmas IRQ_MSK_L7 IRQ_MSK_L6 IRQ_MSK_L5 IRQ_MSK_L4 IRQ_MSK_L3 IRQ_MSK_L2 IRQ_MSK_L1 IRQ_MSK_L0		not driven low	due to an LDO	event.
IRQ_MSK_L5		5		0: Internet Bit 7: Bit 6: Bit 5: Bit 4: Bit 3: Bit 2: Bit 2:	errupt is maske errupt is unmas IRQ_MSK_L7 IRQ_MSK_L6 IRQ_MSK_L5 IRQ_MSK_L4 IRQ_MSK_L3 IRQ_MSK_L2 IRQ_MSK_L1 IRQ_MSK_L0		not driven low	due to an LDO	event.
IRQ_MSK_L4		4		0: Inta Bit 7: Bit 6: Bit 5: Bit 5: Bit 2: Bit 2: Bit 1:	errupt is maske errupt is unmas IRQ_MSK_L7 IRQ_MSK_L6 IRQ_MSK_L5 IRQ_MSK_L4 IRQ_MSK_L3 IRQ_MSK_L2 IRQ_MSK_L1 IRQ_MSK_L0		not driven low	due to an LDO	event.
IRQ_MSK_L3		3		1: Int	errupt is maske		not driven low	due to an LDO	event.

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		Bit 7: IRQ_MSK_L7 Bit 6: IRQ_MSK_L6 Bit 5: IRQ_MSK_L5 Bit 4: IRQ_MSK_L4 Bit 3: IRQ_MSK_L3 Bit 2: IRQ_MSK_L2 Bit 1: IRQ_MSK_L1 Bit 0: IRQ_MSK_L0
		1: Interrupt is masked and nIRQ is not driven low due to an LDO event.
IRQ_MSK_L2	2	0: Interrupt is unmasked. Bit 7: IRQ_MSK_L7 Bit 6: IRQ_MSK_L6 Bit 5: IRQ_MSK_L5 Bit 4: IRQ_MSK_L4 Bit 3: IRQ_MSK_L3 Bit 2: IRQ_MSK_L2 Bit 1: IRQ_MSK_L1 Bit 0: IRQ_MSK_L0
		1: Interrupt is masked and nIRQ is not driven low due to an LDO event.
IRQ_MSK_L1	1	0: Interrupt is unmasked. Bit 7: IRQ_MSK_L7 Bit 6: IRQ_MSK_L6 Bit 5: IRQ_MSK_L5 Bit 4: IRQ_MSK_L4 Bit 3: IRQ_MSK_L3 Bit 2: IRQ_MSK_L2 Bit 1: IRQ_MSK_L1 Bit 0: IRQ_MSK_L0
IRQ_MSK_L0	0	1: Interrupt is masked and nIRQ is not driven low due to an LDO event. 0: Interrupt is unmasked. Bit 7: IRQ_MSK_L7 Bit 6: IRQ_MSK_L6 Bit 5: IRQ_MSK_L5 Bit 4: IRQ_MSK_L4 Bit 3: IRQ_MSK_L3 Bit 2: IRQ_MSK_L2 Bit 1: IRQ_MSK_L1 Bit 0: IRQ_MSK_L0

### INT\_MSK\_L8 (0x0C)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	IRQ_MSK_ L8
Reset	0b1	0b1	0b1	0b1	0b1	0b1	0b1	0b1
Access Type	Write, Rea	ad Write, Read	Write, Rea	d Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIE	LD	BITS			DE	SCRIPTION		
RSVD		7	Re	Reserved. Unutilized bit. Write to 0. Reads are don't care.				
RSVD		6	Re	Reserved. Unutilized bit. Write to 0. Reads are don't care.				

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	1	Reserved. Unutilized bit. Write to 0. Reads are don't care.
IRQ_MSK_L8	0	1: Interrupt is masked and nIRQ is not driven low due to an LDO event. 0: Interrupt is unmasked. Bit 7: Reserved Bit 6: Reserved Bit 5: Reserved Bit 4: Reserved Bit 3: Reserved Bit 2: Reserved Bit 1: Reserved Bit 1: Reserved Bit 0: IRQ_MSK_L8

### STAT\_MBATTRST\_TEMP (0x0D)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	MBATTRES ET_S	TJALRM1	TJALRM2
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only					

BITFIELD	BITS	DESCRIPTION	
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
MBATTRESET_S	2	0 = V <sub>MBATT</sub> > V <sub>MBATTRESET</sub> 1 = V <sub>MBATT</sub> < V <sub>MBATTRESET</sub>	
TJALRM1	1	$0 = T_J < TJ120$ 1 = T <sub>J</sub> > TJ120	
TJALRM2	0	$0 = T_J < TJ140$ 1 = T_J > TJ140	

### STAT\_ONOFF (0x0E)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	EN0	ACOK
Reset	0b0							
Access Type	Read Only							

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
ENO	1	For OTP_EN0AL = 0 0 = EN0 is not active (logic low). 1 = EN0 is active (logic high). For OTP_EN0AL = 1 0 = EN0 is not active (logic high). 1 = EN0 is active (logic low).
ACOK	0	For OTP_ACOKAL = 0 0 = ACOK is not active (logic low). 1 = ACOK is active (logic high). For OTP_ACOKAL = 1 0 = ACOK is not active (logic high). 1 = ACOK is active (logic low).

#### POERC0 (0x10)

BIT	7	6	5	4	3	2	1	0
Field	RSTIN	MBU	МВО	MBLSD	TOVLD	HDRST	WTCHDG	SHDN
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Onl	ly Read Only	Read Onl	/ Read Only	Read Only	Read Only	Read Only	Read Only
BITFIE	LD	BITS			DE	SCRIPTION		
RSTIN		7 0 = The reset input signal (RSI) did not cause a global shutdown. 1 = The reset input signal (RSI) caused a global shutdown.						
MBU		6	1 = thr (S	Main battery did not cause a global shutdown 1 = The main battery caused a global shutdown by falling below its UVLO threshold (V <sub>MBATT</sub> < V <sub>MBATTUVLO</sub> ). If the sudden momentary power loss (SMPL) function is enabled, the PMIC can automatically recover from a momentary power loss.				
МВО		5	1 =	Main battery did The main batter eshold (V <sub>MBATT</sub> ·	caused a glol	oal shutdown b		ts OVLO
MBLSD		4	1 =	Main battery low Main battery low BATT < V <sub>MBATTF</sub>	caused a glob			is set and
TOVLD		3	1 =	0 = The junction temperature did not cause a global shutdown. 1 = The junction temperature caused a global shutdown by rising above T <sub>J</sub> SHDN.				
HDRST		2		0 = The hard-reset function did not cause a global shutdown. 1 = The hard-reset function caused a global shutdown.				
WTCHDG		1	$\Omega$ = The system watchdog timer did not cause a global shutdown					

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
SHDN	0	0 = The shutdown pin did not cause a global shutdown. 1 = The shutdown pin caused a global shutdown.

#### POERC1 (0x11)

BIT	7	6	5		4	3	2	1	0	
Field	RSVD	RSVD	RS\	/D	RSVD	RSVD	RSVD	32K_OK	BRDY_OK	
Reset	0b0	0b0	0b0 0b0		0b0	0b0	0b0	0b0	0b0	
Access Type	Write Clea All, Read				Write Clears All, Read					
BITFIELD BITS				DESCRIPTION						
RSVD		7	Rese	Reserved. Unutilized bit. Write to 0. Reads are don't care.						
RSVD		6	Reserved. Unutilized bit. Write to 0. Reads are don't care.							
RSVD		5	Reserved. Unutilized bit. Write to 0. Reads are don't care.							
RSVD		4		Reserved. Unutilized bit. Write to 0. Reads are don't care.						
RSVD		3		Reserved. Unutilized bit. Write to 0. Reads are don't care.						
RSVD		2		Reserved. Unutilized bit. Write to 0. Reads are don't care.						
32К_ОК		1		Write 1 to clear 0 = The 32kHz oscillator did not cause a global shutdown. 1 = The 32kHz oscillator caused a global shutdown.						
BRDY_OK		0	Write 1 to clear 0 = The BRDY did not cause a global shutdown. 1 = The BRDY caused a global shutdown.							

### STAT\_SD0\_3 (0x20)

BIT	7	6	5		4	3	2	1	0
Field	SD0_OV_	S SD0_UV_S	SD1_0	ov_s	SD1_UV_S	SD2_OV_S	SD2_UV_S	SD3_OV_S	SD3_UV_S
Reset	0b0	0b0	0b	0	0b0	0b0	0b0	0b0	0b0
Access Type	Read On	y Read Only	Read Only Read O		Read Only	Read Only	Read Only	Read Only	Read Only
BITFIE	LD	BITS		DESCRIPTION					
SD0_OV_S		7 0 = SD0 output HAS NOT risen above the rising OV threshold. 1 = SD0 output HAS risen above the rising OV threshold.							
SD0_UV_S		6	6 0 = SD0 is enabled and SD1 output HAS NOT fallen below the falling UV 6 threshold OR, SD0 is disabled. 1 = SD0 is enabled and SD1 output HAS fallen below the falling UV thresh				0		
SD1_OV_S		5			D1 output HAS D1 output HAS		0		
SD1_UV_S		4		thres	D1 is enabled a hold OR, SD1 i D1 is enabled a	s disabled.			0
SD2_OV_S		3		0 = SD2 output HAS NOT risen above the rising OV threshold. 1 = SD2 output HAS risen above the rising OV threshold.					
SD2_UV_S		2		<ul> <li>0 = SD2 is enabled and SD2 output HAS NOT fallen below the falling UV threshold OR, SD2 is disabled.</li> <li>1 = SD2 is enabled and SD2 output HAS fallen below the falling UV threshold.</li> </ul>					0

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
SD3_OV_S	1	0 = SD3 output HAS NOT risen above the rising OV threshold. 1 = SD3 output HAS risen above the rising OV threshold.
SD3_UV_S	0	0 = SD3 is enabled and SD3 output HAS NOT fallen below the falling UV threshold OR, SD3 is disabled. 1 = SD3 is enabled and SD3 output HAS fallen below the falling UV threshold.

#### 32K\_STATUS (0x30)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	SIOSCOK	XOSCOK	32KSOURC E	32KLO	AD[1:0]	CRYSTAL_ CONFIG
Reset	0b0	0b0	0b0	0b0	0b0	0bxx		0bx
Access Type	Read Only	Read	Only	Read Only				

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SIOSCOK	5	Silicon Oscillator OK Indicator 0 = The silicon oscillator is disabled or the clock is not yet stable. 1 = The silicon oscillator is enabled and is generating a clock. During normal operation this bit is interchangeable with 32KSOURCE. The values may differ when transitioning between silicon and crystal oscillators.
хозсок	4	Crystal Oscillator OK Indicator 0 = The crystal oscillator is not generating a valid clock. 1 = The crystal oscillator is generating a valid clock.
32KSOURCE	3	Primary Source of Internal Oscillator 0 = XOSC is the primary source for 32kHz oscillator (silicon oscillator is used initially to get the PMIC up and running while the XOSC is settling). 1 = Silicon oscillator is used as the primary source for 32K oscillator.
32KLOAD	2:1	Internal Crystal Load Capacitance 0b00 = None 0b01 = 10pF 0b10 = 12pF 0b11 = 22pF
CRYSTAL_CONFIG	0	Primary Oscillator Clock Source Indicator 0 = Normal mode. Oscillator is generating the clock from a crystal on XIN and XOUT or silicon oscillator. 1 = Bypass mode. Oscillator is deriving the clock from an external clock driving XIN.

### 32K\_CONFIG (0x31)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	XOSC_RET RY	RSVD	PWR_MD_32k[1:0]		32KSOURC E_OTP
Reset	0b0	0b0	0b0	0b0	0b0	0b0		0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read		Write, Read

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
XOSC_RETRY	4	Crystal Oscillator Retry When the system is operating with the backup silicon oscillator and the crystal oscillator is stable (XOSCOK = 1), setting this bit causes the system to switch back to the crystal oscillator. If the crystal oscillator is not stable (XOSCOK = 0) or the system is already using the crystal oscillator, setting this bit has no effect. This bit clears after the operation is complete.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
PWR_MD_32k	2:1	32kHz Oscillator Mode of Operation 0b00 = Low-power mode 0b01 = Global low-power mode. The oscillator operates in low-jitter mode when the global low-power mode signal is low. When the global low-power mode signal is high, the oscillator operates in low-power mode. 0b10 = Same as 0b00 0b11 = Low-jitter mode
32KSOURCE_OTP	0	Primary Source of Internal Oscillator 0 = XOSC is the primary source for 32kHz oscillator (silicon oscillator is used initially to get the PMIC up and running while the XOSC is settling) 1 = Silicon oscillator is used as the primary source for 32kHz oscillator

#### CNFG\_GLBL1 (0x90)

BIT	7	6	5	4	3	2	1	0		
Field	RSVD	MBLPD	MBATT_RESET_HYS[1:0]		MBATT_RESET[2:0]			MBATT_RS TEN		
Reset	0bx	0bx	(	0bxx		0bxxx				
Access Type	Write, Re	ad Write, Read	Write, Read		Write, Read		Write, Read			
BITFIE	LD	BITS	DESCRIPTION							
RSVD		7	Res	erved. Unutilized	bit. Write to 0	). Reads are do	n't care.			
MBLPD	6 0 = MBATT < MBATT_RESET falling (MBATTLOWB) does shutdown. 1 = MBATT < MBATT_RESET falling (MBATTLOWB) force shutdown.					-				
MBATT_RESE	T_HYS	5:4	0x0 0x0	0x00 = 100mV 0x02 = 300mV 0x01 = 200mV 0x03 = 400mV						
MBATT_RESET 3:1			0b1 0b0 0b1 0b0 0b1 0b0 0b1	00 = 2.7V 00 = 3.1V 01 = 2.8V 01 = 3.2V 10 = 2.9V 10 = 3.3V 11 = 3.0V 11 = 3.4V						
MBATT_RSTE	/BATT_RSTEN 0			0 = The low-battery monitor only generates the MBATT < MBATT_RESET status bit and the MBATTRESET_R interrupt bit.						

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		1 = In addition to the bits mentioned above, the low-battery monitor also pulls nRST_IO low.

#### CNFG GLBL2 (0x91)

BIT	7	6	5		4	3	2	1	0
Field	RSVD	RSVD	RSV	/D	GLBL_LPM	WDTSLPC	WDTEN	TWD	[1:0]
Reset	0b0	0b0	0b0	0	0b0	0b0	0b0	0b <sup>.</sup>	11
Access Type	Write, Read	d Write, Read	Write, F	Read	Write, Read	Write, Read	Write, Read	Write,	Read
BITFIE	LD	BITS				DE	SCRIPTION		
RSVD		7		Rese	rved. Unutilized	bit. Write to 0	. Reads are do	n't care.	
RSVD		6		Rese	rved. Unutilized	bit. Write to 0	. Reads are do	n't care.	
RSVD		5		Rese	rved. Unutilized	bit. Write to 0	. Reads are do	n't care.	
GLBL_LPM		4 0 = The global low-power mode signal is logic low. Devices that have to programmed to follow the global low-power mode signal operates in th normal power modes. 1 = The global low-power mode signal is logic high. Devices that have programmed to follow the global low-power mode signal operates in th power modes.			s in their have been				
WDTSLPC		3			<ul> <li>0 = The system watchdog timer does not automatically clear in the sleep state.</li> <li>1 = The system watchdog timer automatically clears in the sleep state.</li> </ul>				
WDTEN		2		<ul> <li>0 = System watchdog timer disabled</li> <li>1 = System watchdog timer enabled</li> <li>If OTP_WDTEN = 0, then WDTEN can be changed at any time.</li> <li>If OTP_WDTEN = 1, then once WDTEN is set, the watchdog timer cannot be disabled by clearing WDTEN. Once enabled, the system watchdog timer runs until a global shutdown occurs.</li> </ul>					
TWD		1:0		0b00 = 2s         0b01 = 16s         0b10 = 64s         0b11 = 128s         If OTP_WDTT = 0, then TWD can be changed at any time. If the value TWD needs to be changed, clear the system watchdog timer first (WDT = 0b01), then change the value of TWD.         If OTP_WDTT = 1, then TWD can only be changed when WDTEN = 0.				(WDTC[1:0]	

### CNFG\_GLBL3 (0x92)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	SRCFPS0	ENFPS0	SRCFPS1	ENFPS0	WDTC
Reset	0b0							
Access Type	Write, Read							

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SRCFPS0	4	0b0 = EN0 hardware input 0b1 = ENFPS0 software bit
ENFPS0	3	0 = Disable FPS0 1 = Enable FPS0 ENFPS0 is a don't care if SRCFPS0 = 0
SRCFPS1	2	0b0 = EN1 hardware input 0b1 = ENFPS1 software bit
ENFPS0	1	0 = Disable FPS1 1 = Enable FPS1 ENFPS1 is a don't care if SRCFPS1 = 0
WDTC	0	<ul> <li>Writing 0b1 to these bits clears the watchdog timer. These bits automatically reset to 0b0 after they are written to 0b1.</li> <li>0b0 = The system watchdog timer is not cleared.</li> <li>0b1 = The system watchdog timer is cleared.</li> </ul>

### CNFG1\_ONOFF (0x93)

BIT	7	6	5	4	3	2	1	0		
Field	RSVD	SFT_RST		MRT[2:0]		SLPEN	PWR_OFF	EN0DLY		
Reset	0bx	0x0		0bxxx		0b0	0b0	0bx		
Access Type	Write, Rea	d Write, Read		Write, Read		Write, Read	Write, Read	Write, Read		
BITFIE	LD	BITS			DE	SCRIPTION				
RSVD		7	Rese	rved. Unutilized	bit. Write to 0	. Reads are do	n't care.			
SFT_RST		6	1 = G powe If bot	0 = No action 1 = Generates a global shutdown event that initiates the FPS0 and FPS1 power-down event and generates a reset. If both SFT_RST and PWR_OFF are set, the resulting action is SFT_RST. This bit self clears at the end of the global shutdown event.						
MRT		5:3	3b000 = 2s 3b001 = 3s 3b010 = 4s 3b011 = 5s 3b100 = 6s 3b101 = 8s 3b110 = 10s 3b111 = 12s							
SLPEN		2		ulling EN1 low ulling EN1 low						
PWR_OFF		1	0 = No action 1 = Generates a global shutdown event that initiates the FPS0 and FPS1 power-down event but does not generate a reset. Note that PWR_OFF is cleared at the end of any global shutdown event that it generates.				R_OFF is			
EN0DLY		0	0 = The only delay for EN0 is the debounce circuit. 1 = In addition to the debounce circuit, there is an addition 1 second delay EN0.				ond delay for			

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### CNFG2\_ONOFF (0x94)

BIT	7	6	5		4	3	2	1	0
Field	MR_RST WK	SFT_RST_ WK	WD_R WI	_	WK_ACOK	WK_MBAT T	WK_ALAR M1R	WK_ALAR M2R	WK_EN0
Reset	0bx	0b1	0b	0	0b0	0bx	0x1	0b1	0b1
Access Type	Write, Rea	ad Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIEI	LD	BITS				DE	SCRIPTION		
MR_RST_WK		7	stand	by state). n MR_RST eve	0		up signal (devid I (device move		
SFT_RST_WK		6	<ul> <li>0 = An SFT_RST event does not generate a wakeup signal (device resides i standby state).</li> <li>1 = An SFT_RST event generates a wakeup signal (device moves to ON state).</li> </ul>						
WD_RST_WK		5		<ul> <li>0 = An WD_RST event does not generate a wakeup signal (device resides in standby state).</li> <li>1 = An WD_RST event generates a wakeup signal (device moves to ON state).</li> </ul>					
WK_ACOK		4		0 = An ACOK event does not generate a wakeup signal. 1 = An ACOK event generates a wakeup signal.					
WK_MBATT		3		0 = A valid MBATT event does not generate a wakeup signal. 1 = A valid MBATT event generates a wakeup signal.					
WK_ALARM1F	र	2	0 = An ALARM1_R event does not generate a wakeup signal. 1 = An ALARM1_R event generates a wakeup signal.						
WK_ALARM2F	र	1	0 = An ALARM2_R event does not generate a wakeup signal. 1 = An ALARM2_R event generates a wakeup signal.						
WK_EN0	0 = An EN0 event does not generate a wakeup signal. 1 = An EN0 event generates a wakeup signal.								

#### MSTR\_PU\_PD (0x95)

BIT	7	6	5	4	3	2	1	0
Field	RSVD		MSTR_PU[2:0]			RSVD MSTR_PD[2:0]		
Reset	0b0		0bxxx		0b0		0bxxx	
Access Type	Write, Rea	d	Write, Read			Write, Read		
BITFI	ELD	BITS	BITS			CRIPTION		
RSVD		7	7 Reserved. Unutilized bit. Write to 0. Reads are don't care.					
MSTR_PU		6:4	3'b00' 3'b01' 3'b01 3'b10' 3'b10' 3'b10' 3'b11'	D = 31µs 1 = 63µs D = 127µs 1 = 253µs D = 508µs 1 = 984µs D = 1936µs 1 = 3904µs				
RSVD		3	3 Reserved. Unutilized			Reads are do	on't care.	

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
MSTR_PD	2:0	3'b000 = 31µs 3'b001 = 63µs 3'b010 = 127µs 3'b011 = 253µs 3'b100 = 508µs 3'b101 = 984µs 3'b110 = 1936µs 3'b111 = 3904µs

#### MSTR\_SLPENTRY\_EXIT (0x96)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	MSTR_SLPENTY[2:0]			RSVD	MSTR_SLPEXT[2:0]		
Reset	0b0		Obxxx			Obxxx		
Access Type	Write, Read		Write, Read				Write, Read	

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
MSTR_SLPENTY	6:4	3'b000 = 31µs 3'b001 = 63µs 3'b010 = 127µs 3'b101 = 253µs 3'b100 = 508µs 3'b101 = 984µs 3'b110 = 1936µs 3'b111 = 3904µs
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
MSTR_SLPEXT	2:0	3'b000 = 31µs 3'b001 = 63µs 3'b010 = 127µs 3'b101 = 253µs 3'b100 = 508µs 3'b101 = 984µs 3'b110 = 1936µs 3'b111 = 3904µs

#### BUCK\_PWR\_MD (0x97)

BIT	7	6	5 4		3	2	1	0		
Field	PWR_M	D_SD3[1:0]	PWR_MD	_SD2[1:0]	PWR_MD	_SD1[1:0]	PWR_MD	PWR_MD_SD0[1:0]		
Reset	0	ххс	0b	XX	0b	хх	0b	XX		
Access Type	Write	, Read	Write, Read		Write, Read		Write,	Write, Read		
BITFIEI	BITFIELD BITS			DESCRIPTION						
PWR_MD_SD	3	7:6	0b01 0b10	= Output disab = Global low-p = Forced low-p = Forced norm	ower mode oower mode					
PWR_MD_SD2	2	5:4	0b00 = Output disa 0b01 = Global low-							

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		0b10 = Forced low-power mode 0b11 = Forced normal-mode
PWR_MD_SD1	3:2	0b00 = Output disabled 0b01 = Global low-power mode 0b10 = Forced low-power mode 0b11 = Forced normal-mode
PWR_MD_SD0	1:0	0b00 = Output disabled 0b01 = Global low-power mode 0b10 = Forced low-power mode 0b11 = Forced normal-mode

### LDO\_PWR\_MD0\_3 (0x98)

BIT	7	6	5	4	3	2	1	0
Field	PWR_M	D_L0[1:0]	PWR_M	D_L1[1:0]	PWR_MD_L2[1:0]		PWR_MD_L3[1:0]	
Reset	0b	Obxx Ob		XX	0b	xx	0bxx	
Access Type	Write,	Read	Write,	Read	Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION
PWR_MD_L0	7:6	When FPSSRC_Lx[1:0] = 0b110b00 = Output disabled. LDOx is off.0b01 = Group low-power mode. LDOx operates in normal mode when theglobal low-power mode signal is low. When the global low-power mode signalis high, LDOx operates in low-power mode.0b10 = Low-power mode. LDOx is forced into low-power mode. Themaximum load current is 5mA and the quiescent supply current is 1.5mA.0b11 = Normal Mode. LDOx is forced into its normal operating mode.When FPSSRC_Lx[1:0] $\neq$ 0b110b00 = Output disabled. LDOx is off.0b01 = LDOx is disabled when the flexible power sequencer set byFPSSRC_Lx is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when theglobal low-power mode signal is low, and it operates in low-power mode when theglobal low-power mode signal is logic high.0b10 = LDOx is disabled when the flexible power sequencer set byFPSSRC_Lx is disabled. LDOx is enabled in low-power mode when theglobal low-power mode signal is logic high.0b10 = LDOx is disabled when the flexible power sequencer set byFPSSRC_Lx is disabled. LDOx is enabled in low-power mode when theflexible power sequencer is enabled.0b11 = LDOx is disabled when the flexible power sequencer set byFPSSRC_Lx is disabled when the flexible power sequencer set byFPSSRC_Lx is disabled. LDOx is enabled in low-power mode when theflexible power sequencer is enabled.0b11 = LDOx is disabled when the flexible power sequencer set byFPSSRC_Lx is disabled. LDOX is enabled in normal-power mode when theflexible power sequencer is enab
PWR_MD_L1	5:4	When FPSSRC_Lx[1:0] = 0b11 0b00 = Output disabled. LDOx is off. 0b01 = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode. 0b10 = Low-Power Mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA. 0b11 = Normal mode. LDOx is forced into its normal operating mode. When FPSSRC_Lx[1:0] $\neq$ 0b11 0b00 = Output disabled. LDOx is off. 0b01 = LDOx is disabled when the flexible power sequencer set by

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		FPSSRC_Lx is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high. 0b10 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled. 0b11 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.
		When FPSSRC_Lx[1:0] = 0b11 0b00 = Output disabled. LDOx is off. 0b01 = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode. 0b10 = Low-Power Mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA. 0b11 = Normal mode. LDOx is forced into its normal operating mode.
PWR_MD_L2	3:2	When FPSSRC_Lx[1:0] ≠ 0b11 0b00 = Output disabled. LDOx is off. 0b01 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high. 0b10 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled. 0b11 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.
		When FPSSRC_Lx[1:0] = 0b11 0b00 = Output disabled. LDOx is off. 0b01 = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode. 0b10 = Low-Power Mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA. 0b11 = Normal mode. LDOx is forced into its normal operating mode.
PWR_MD_L3	1:0	When FPSSRC_Lx[1:0] ≠ 0b11 0b00 = Output disabled. LDOx is off. 0b01 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high. 0b10 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled. 0b11 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled.

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### LDO\_PWR\_MD4\_7 (0x99)

BIT	7	6	5	4	3	2	1	0
Field	PWR_M	ID_L4[1:0]	PWR_N	MD_L5[1:0]	PWR_M	D_L6[1:0]	PWR_M	ID_L7[1:0]
Reset	0	bxx	(	Dbxx	01	ххс	0	bxx
Access Type	Write	e, Read	Writ	e, Read	Write	, Read	Write	e, Read
BITFIEI	LD	BITS			DE	SCRIPTION		
PWR_MD_L4		7:6	<ul> <li>When FPSSRC_Lx[1:0] = 0b11</li> <li>0b00 = Output disabled. LDOx is off.</li> <li>0b01 = Group low-power mode. LDOx operates in normal mode when global low-power mode signal is low. When the global low-power mode is high, LDOx operates in low-power mode.</li> <li>0b10 = Low-power mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5m</li> <li>0b11 = Normal mode. LDOx is forced into its normal operating mode.</li> <li>When FPSSRC_Lx[1:0] ≠ 0b11</li> <li>0b00 = Output disabled. LDOx is off.</li> <li>0b01 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled when the flexible power sequencer set is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is logic high.</li> <li>0b10 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power mode the global low-power mode signal is logic high.</li> <li>0b10 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled.</li> <li>0b11 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.</li> <li>0b11 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.</li> <li>0b11 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.</li> </ul>				er mode signa The is 1.5mA. node. t by ver sequence when the er mode when t by <i>y</i> hen the	
PWR_MD_L5		5:4	<ul> <li>When FPSSRC_Lx[1:0] = 0b11</li> <li>0b00 = Output disabled. LDOx is off.</li> <li>0b01 = Group low-power mode. LDOx operates in normal mode wh global low-power mode signal is low. When the global low-power mis high, LDOx operates in low-power mode.</li> <li>0b10 = Low-power mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1</li> <li>0b11 = Normal mode. LDOx is forced into its normal operating mod</li> <li>When FPSSRC_Lx[1:0] ≠ 0b11</li> <li>0b00 = Output disabled. LDOx is off.</li> <li>0b01 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled when the flexible power is enabled. When LDOx is enabled, it operates in normal mode whe global low-power mode signal is low, and it operates in low-power not the global low-power mode signal is logic high.</li> <li>0b10 = LDOx is disabled. LDOx is enabled in low-power mode wher flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode wher flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode wher flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode wher flexible power sequencer is enabled.</li> </ul>				er mode signa The is 1.5mA. node. t by ver sequence when the er mode when t by vhen the	
PWR_MD_L6		3:2	Wh 0b0	ible power seque en FPSSRC_Lx[ 0 = Output disat 1 = Group low-p	1:0] = 0b11 led. LDOx is o	ff.	normal mode	when the

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode. 0b10 = Low-power mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA. 0b11 = Normal mode. LDOx is forced into its normal operating mode.
		When FPSSRC_Lx[1:0] $\neq$ 0b11 0b00 = Output disabled. LDOx is off. 0b01 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high. 0b10 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled. 0b11 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOX is enabled in low-power mode when the flexible power sequencer is enabled.
PWR_MD_L7	1:0	When FPSSRC_Lx[1:0] = 0b11 0b00 = Output disabled. LDOx is off. 0b01 = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode. 0b10 = Low-power mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA. 0b11 = Normal mode. LDOx is forced into its normal operating mode. When FPSSRC_Lx[1:0] $\neq$ 0b11 0b00 = Output disabled. LDOx is off. 0b01 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled when the flexible power sequencer
		is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high. 0b10 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled. 0b11 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.

### LDO\_PWR\_MD8 (0x9A)

BIT	7	6	5	5	4	3	2	1	0
Field	RSVD	RSVD	RS	VD	RSVD	RSVD	RSVD	PWR_M	D_L8[1:0]
Reset	0b0	0b0	0b	0	0b0	0b0	0b0	0b	хх
Access Type	Write, Re	ad Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write,	Read
BITFIEI	LD	BITS				DE	SCRIPTION		
RSVD		7		Rese	rved. Unutilized	d bit. Write to 0	. Reads are do	n't care.	
RSVD		6	Reserved. Unutilized bit. Write to 0. Reads are don't care.						
RSVD		5		Rese	Reserved. Unutilized bit. Write to 0. Reads are don't care.				

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
PWR_MD_L8	1:0	<ul> <li>When FPSSRC_Lx[1:0] = 0b11</li> <li>0b00 = Output disabled. LDOx is off.</li> <li>0b01 = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode.</li> <li>0b10 = Low-power Mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA.</li> <li>0b11 = Normal mode. LDOx is forced into its normal operating mode.</li> <li>When FPSSRC_Lx[1:0] ≠ 0b11</li> <li>0b00 = Output disabled. LDOx is off.</li> <li>0b01 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in low-power mode when the global low-power mode signal is logic high.</li> <li>0b10 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled.</li> <li>0b11 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOX is enabled in normal-power mode when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOX is enabled in normal-power mode when the flexible power sequencer is enabled.</li> </ul>

### LDO0FPS (0x9B)

BIT	7	6	5	4	3	2	1	0	
Field	FPSS	RC_L0[1:0]	L	DO0UPSLT[2:0	)]	L	LDO0DNSLT[2:0]		
Reset		0bxx		0bxxx			0bxxx		
Access Type	Wri	te, Read		Write, Read			Write, Read		
BITFIE	LD	BITS			DE	SCRIPTION			
FPSSRC_L0		0b00 = FPS0 0b01 = FPS17:60b10 = FPS1 0b11 = Not configured as part of a flexible power sequence:		0b01 = FPS1 0b10 = FPS1					
LDO0UPSLT		5:3	3'b00 3'b01 3'b01 3'b10 3'b10 3'b10 3'b11	$\begin{array}{l} 00 = {\rm Slot}\ 0\\ 11 = {\rm Slot}\ 1\\ 0 = {\rm Slot}\ 2\\ 1 = {\rm Slot}\ 3\\ 10 = {\rm Slot}\ 3\\ 10 = {\rm Slot}\ 4\\ 11 = {\rm Slot}\ 5\\ 0 = {\rm Slot}\ 6\\ 1 = {\rm Slot}\ 7\end{array}$					
LDO0DNSLT 2:0		3'b00 3'b01 3'b01	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4						

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

#### LDO1FPS (0x9C)

BIT	7	6	5	4	3	2	1	0
Field	FPSSF	RC_L1[1:0]	L	LDO1UPSLT[2:0] LDO1DNSLT[2:0]				0]
Reset	C	)bxx		0bxxx			0bxxx	
Access Type	Write	e, Read		Write, Read			Write, Read	
BITFIE	LD	BITS			DI	SCRIPTION		
FPSSRC_L1		0b00 = FPS0         0b01 = FPS1         7:6       0b10 = FPS1         0b11 = Not configured as part of a flexible power sequence:         • The LDO enables are controlled by PWR_MD_Lx.						
LDO1UPSLT		5:3	5:3 3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7					
LDO1DNSLT	LDO1DNSLT 2:0		3'b00 3'b01 3'b01 3'b10 3'b10 3'b10 3'b11	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7				

#### LDO2FPS (0x9D)

BIT	7	6	5	4	3	2	1	0
Field	FPSSR	C_L2[1:0]		LDO2UPSLT[2	:0]	L	DO2DNSLT[2:0	)]
Reset	C	bxx		0bxxx			0bxxx	
Access Type	Write	Write, Read		Write, Read			Write, Read	
BITFIEI	LD	BITS			DE	SCRIPTION		
FPSSRC_L2		7:6		b00 = FPS0 b01 = FPS1 b10 = FPS1 b11 = Not configu The LDO enables				
LDO2UPSLT		5:3		3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3				

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
LDO2DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

#### LDO3FPS (0x9E)

BIT	7	6	5	4	3	2	1	0
Field	FPSSRC_L3[1:0]		LDO3UPSLT[2:0]			LDO3DNSLT[2:0]		
Reset	0bxx		Obxxx			Obxxx		
Access Type	Write, Read		Write, Read		Write, Read			

BITFIELD	BITS	DESCRIPTION
FPSSRC_L3	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.
LDO3UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
LDO3DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

#### LDO4FPS (0x9F)

BIT	7	6	5	4	3	2	1	0
Field	FPSSRC_L4[1:0]		L	DO4UPSLT[2:0	0]	LDO4DNSLT[2:0]		
Reset	0bxx		Obxxx			0bxxx		
Access Type	Write, Read		Write, Read				Write, Read	

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
FPSSRC_L4	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.
LDO4UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
LDO4DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

#### LDO5FPS (0xA0)

BIT	7	6	5	4	3	2	1	0	
Field	FPSS	RC_L5[1:0]	l	DO5UPSLT[2:0	0]	l	LDO5DNSLT[2:0]		
Reset		0bxx		0bxxx			0bxxx		
Access Type	Write, Read			Write, Read			Write, Read		
BITFIE	LD	BITS			D	ESCRIPTION			
FPSSRC_L5		7:6	0b01 0b10 0b11	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.					
LDO5UPSLT		5:3	3'b0 3'b0 3'b0 3'b1 3'b1 3'b1 3'b1	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7					
LDO5DNSLT		2:0	3'b0 3'b0 3'b0 3'b1 3'b1 3'b1 3'b1	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 2 3'b111 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7					

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### LDO6FPS (0xA1)

BIT	7	6	5	4	3	2	1	0
Field	FPSSF	RC_L6[1:0]	L	LDO6UPSLT[2:0] LDO6DNSLT[2:0				0]
Reset	(	Obxx		0bxxx			0bxxx	
Access Type	write, Read			Write, Read			Write, Read	
BITFIE	LD	BITS			DE	SCRIPTION		
FPSSRC_L6		7:6	0b01 0b10 0b11			flexible power by PWR_MD_L		
LDO6UPSLT		5:3	3'b00 3'b01 3'b01 3'b10 3'b10 3'b10 3'b11	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 2 3'b100 = Slot 4 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7				
LDO6DNSLT		2:0	3'b00 3'b01 3'b01 3'b10 3'b10 3'b10 3'b11	0 = Slot 0 1 = Slot 1 0 = Slot 2 1 = Slot 3 0 = Slot 4 1 = Slot 5 0 = Slot 6 1 = Slot 7				

#### LDO7FPS (0xA2)

BIT	7	6	5	4	3	2	1	0	
Field	FPSSR	FPSSRC_L7[1:0]		.DO7UPSLT[2:0	)]	L	LDO7DNSLT[2:0]		
Reset	0	bxx		0bxxx			0bxxx		
Access Type	Write, Read			Write, Read			Write, Read		
BITFIE	LD BITS				DI	SCRIPTION			
FPSSRC_L7		7:6	<ul> <li>0b00 = FPS0</li> <li>0b01 = FPS1</li> <li>0b10 = FPS1</li> <li>0b11 = Not configured as part of a flexible</li> <li>The LDO enables are controlled by PWF</li> </ul>						
LDO7UPSLT		5:3	3'b00 3'b01 3'b01 3'b10 3'b10 3'b10 3'b11	00 = Slot 0 01 = Slot 1 10 = Slot 2 1 = Slot 3 00 = Slot 4 01 = Slot 5 10 = Slot 6 1 = Slot 7					
LDO7DNSLT		2:0	3'b00	3'b000 = Slot 0					

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6
		3'b111 = Slot 7

#### LDO8FPS (0xA3)

Field FPSSRC_L8[1:0] LD08UPSLT[2:0] LD08D			
	LDO8DNSLT[2:0]		
Reset Obxx Obxxx O	Obxxx		
Access TypeWrite, ReadWrite, ReadWrite	e, Read		

BITFIELD	BITS	DESCRIPTION
FPSSRC_L8	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.
LDO8UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
LDO8DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

#### SD0FPS (0xA4)

BIT	7	6	5	4	3	2	1	0	
Field	FPSSRC_SD0[1:0]			SD0UPSLT[2:0]			SD0DNSLT[2:0]		
Reset	Obxx			0bxxx			0bxxx		
Access Type	Write	Write, Read		Write, Read			Write, Read		
BITFIEI	BITFIELD BITS			DESCRIPTION					
FPSSRC_SD0		7:6		) = FPS0   = FPS1 ) = FPS1   = Not configur	ed as part of a	a flexible power	sequence.		
SD0UPSLT		5:3	3'b00	3'b000 = Slot 0					

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
SD0DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

#### SD1FPS (0xA5)

BIT	7	6	5	4	3	2	1	0	
Field	FPSSI	RC_SD1[1:0]		SD1UPSLT[2:0	]		SD1DNSLT[2:0]		
Reset		0bxx		0bxxx			0bxxx		
Access Type	Wr	rite, Read		Write, Read Write, Read					
BITFIEI	LD	BITS			DE	SCRIPTION			
FPSSRC_SD1		7:6	0b01 0b10	) = FPS0 1 = FPS1 ) = FPS1 1 = Not configure	ed as part of a	a flexible power sequence.			
SD1UPSLT		5:3	3'b0 3'b0 3'b1 3'b1 3'b1 3'b1	00 = Slot 0  01 = Slot 1  10 = Slot 2  11 = Slot 3  00 = Slot 4  01 = Slot 5  10 = Slot 6  11 = Slot 7					
SD1DNSLT		2:0	3'b0 3'b0 3'b1 3'b1 3'b1 3'b1	00 = Slot 0  01 = Slot 1  10 = Slot 2  11 = Slot 3  00 = Slot 4  01 = Slot 5  10 = Slot 6  11 = Slot 7					

### SD2FPS (0xA6)

BIT	7	6	5	4	3	2	1	0
Field	FPSSRC	_SD2[1:0]	ę	D2UPSLT[2:0]		SD2DNSLT[2:0]		]
Reset	0bxx		Obxxx			Obxxx		
Access Type	Write,	Read		Write, Read		Write, Read		

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
FPSSRC_SD2	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.
SD2UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
SD2DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

#### SD3FPS (0xA7)

BIT	7	6	5	4	3	2 1		0	
Field	FPSSRC	_SD3[1:0]	SD3UPSLT[2:0]			SD3DNSLT[2:0]			
Reset	Ot	XX		Obxxx Obxxx			Obxxx		
Access Type	Write	, Read	Write, Read			Write, Read			
BITFIE	LD	BITS		DESCRIPTION					
				0b00 = FPS0 0b01 = FPS1					

FPSSRC_SD3	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.
SD3UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
SD3DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### **GPIO0FPS (0xA8)**

BIT	7	6	5	4	3	2	1	0	
Field	FPSSRC	_GPIO0[1:0]	G	GPIO0UPSLT[2:0]		GPIO0DNSLT[2:0]			
Reset	0	bxx		0bxxx			0bxxx		
Access Type	Write	Write, Read		Write, Read Write, Read					
BITFIE	LD	BITS			DE	SCRIPTION			
FPSSRC_GPI	00	7:6	0b01 0b10	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.					
GPIO0UPSLT		3'b000 = Slot 0 $3'b001 = Slot 1$ $3'b010 = Slot 2$ $3'b011 = Slot 2$ $3'b101 = Slot 3$ $3'b100 = Slot 4$ $3'b101 = Slot 5$ $3'b110 = Slot 6$ $3'b111 = Slot 7$							
GPIO0DNSLT		2:0	3'b00 3'b01 3'b01 3'b10 3'b10 3'b10 3'b11	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 2 3'b100 = Slot 4 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7					

### GPIO1FPS (0xA9)

BIT	7	6	5	4	3	2	1	0
Field	FPSSRC_GPIO1[1:0]		GPIO1UPSLT[2:0]			GPIO1DNSLT[2:0]		0]
Reset	Obxx		Obxxx			Obxxx		
Access Type	Write,	Read		Write, Read			Write, Read	

BITFIELD	BITS	DESCRIPTION
FPSSRC_GPI01	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.
GPIO1UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
GPIO1DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		3'b011 = Slot 3
		3'b100 = Slot 4
		3'b101 = Slot 5
		3'b110 = Slot 6
		3'b111 = Slot 7

#### GPIO2FPS (0xAA)

BIT	7	6	5	4	3	2	1	0
Field	FPSSRC_	GPIO2[1:0]	GPIO2UPSLT[2:0]			GPIO2DNSLT[2:0]		
Reset	0bxx		Obxxx			Obxxx		
Access Type	Write,	Read		Write, Read		Write, Read		

BITFIELD	BITS	DESCRIPTION
FPSSRC_GPIO2	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.
GPIO2UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
GPIO2DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

### **GPIO7FPS (0xAB)**

BIT	7	6	5	5 4 3 2 1						
Field	FPSSRC	_GPIO7[1:0]	G	PIO7UPSLT[2	:0]	G	PIO7DNSLT[2:	PIO7DNSLT[2:0]		
Reset	(	)bxx		0bxxx			0bxxx			
Access Type	Write	e, Read		Write, Read Write, Read			rite, Read			
BITFIE	LD	BITS		DES			SCRIPTION			
FPSSRC_GPI	707	7 7:6 $0b00 = FPS0$ 0b01 = FPS1 0b10 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.								
GPIO7UPSLT		5:3	3'b00 3'b01	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3						

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
GPI07DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

#### RSTIOFPS (0xAC)

BIT	7	6	5	4	3	2	1	0
Field	FPSSRC_I	RSTIO[1:0]	F	RST7UPSLT[2:0	)]	RST7DNSLT[2:0]		
Reset	0bxx			0bxxx		Obxxx		
Access Type	Write,	Read	Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION
FPSSRC_RSTIO	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.
RST7UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
RST7DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

### SD0\_CNFG1 (0x40)

BIT	7	6	5	4	3	2	1	0	
Field	RSVD		SD0VOUT[6:0]						
Reset	0b0		0b000000						
Access Type	Write, Read	d	Write, Read						
BITFIE	LD	BITS	BITS DESCRIPTION						
RSVD		7	7 Reserved. Unutilized bit. Write to 0. Reads are don't care						

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
SD0VOUT	6:0	This 7-bit configuration is a linear transfer function that starts at 0.26V, ends at 1.52V, with 10mV increments. VSD1 = 0.26V + ((SD0VOUT[6:0] - 1) x 10mV)
		Note: The 0x00 setting is reserved.

#### SD1\_CNFG1 (0x41)

BIT	7	6	5	4	3	2	1	0	
Field	RSVD		SD1VOUT[6:0]						
Reset	0b0		Obxxxxxx						
Access Type	Write, Re	ad	Write, Read						
BITF	IELD	BITS	BITS DESCRIPTION						
RSVD		7	Rese	erved. Unutilize	ed bit. Write to 0	. Reads are d	on't care		
SD1VOUT		6:0	This 7-bit configuration is a linear transfer function that starts at 0.26V, at 1.52V, with 10mV increments. VSD1 = 0.26V + ((SD1VOUT[6:0] - 1 10mV)					-	
			Note: The 0x00 setting is reserved.						

#### SD2\_CNFG1 (0x42)

BIT	7	6	5	4	3	2	1	0		
Field		SD2VOUT[7:0]								
Reset		Obxxxxxx								
Access Type		Write, Read								
BITFIE	LD	BITS			DE	SCRIPTION				
SD2VOUT		7:0		This 8-bit configuration is a linear transfer function that starts at 0.6V, ends at 2.194V, with 6.25mV increments. VSD2 = 0.6V + (SD2VOUT[7:0] x 6.25mV)						

#### SD3 CNFG1 (0x43)

BIT	7	6	5	4	3	2	1	0		
Field		SD3VOUT[7:0]								
Reset		Obxxxxxx								
Access Type		Write, Read								
BITFIE	LD	BITS			DE	SCRIPTION				
SD3VOUT		7:0		This 8-bit configuration is a linear transfer function that starts at 0.6V, ends at 2.194V, with 6.25mV increments. VSD3 = 0.6V + (SD3VOUT[7:0] x 6.25mV)						

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### SD0\_CNFG2 (0x44)

BIT	7	6	5	5	4	3	2	1	0
Field	RSVD	RSVD	SD0_S MI		RSVD	RSVD	SD0FSREN	SD0ADDIS	SD0FPWM EN
Reset	0b0	0b0	0b	х	0b0	0b0	0b1	0bx	0b0
Access Type	Write, Read	Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIEI	D	BITS				DE	SCRIPTION		
RSVD		7		Rese	rved. Unutilized	d bit. Write to 0	. Reads are do	n't care.	
RSVD		6		Rese	rved. Unutilized	d bit. Write to 0	. Reads are do	n't care.	
SD0_SSRAMP	,	<ul> <li>0 = 2.5mV/μs Ramp rate         <ol> <li>1 = 10mV/μs Ramp rate</li> <li>This bit was changed from function to OTP only to avoid the BUCKOV is when the ramp rate if changed on the fly, from 10mV to 2.5mV. Custome does not change this setting on the fly, and to avoid a false trigger this bit converted to OTP only.</li> </ol> </li> <li>Reserved. Unutilized bit. Write to 0. Reads are don't care.</li> </ul>						Customer	
RSVD		4		Rese	rved. Unutilized	d bit. Write to 0	. Reads are do	n't care.	
RSVD		3	Reserved. Unutilized bit. Write to 0. Reads are don't care.						
SD0FSREN		<ul> <li>0 = Active Discharge Disabled</li> <li>SD0 is allowed to operate in skip mode during the time the output voltage decreases (only if SD0FPWMEN = 0). In skip mode, SD0 cannot sink cur from the output capacitor and the output voltage falling slew rate is a funct of the external load. If the external load is heavy, then the output voltage falling slew rate becomes the fixed output voltage ramp rate. If the external load is light, then the output voltage falling slew rate becomes a function of the output capacitance and the external load. Note that the internal feed string always imposes a 2µA load on the output.</li> <li>1 = Active-discharge enabled.</li> <li>SD0 operates in forced PWM mode during the time the output voltage decreases. With forced PWM mode enabled, SD0 can sink current from to output voltage ramp. To ensure a smooth output voltage decreases to its target voltage.</li> </ul>					e sink current is a function voltage he external function of nal feedback oltage ent from the fixed for se, the PWM ises to its		
SD0ADDIS		$1 \qquad \qquad 0 = \text{The active discharge function is enabled. When SD0 converter is} \\ \text{disabled, an internal 100} \Omega \text{ discharge resistor is connected to the output to} \\ \text{discharge the energy stored in the output capacitor. When SD0 converter is} \\ \text{enabled, the discharge resistor is disconnected from the output.} \\ 1 = \text{The active discharge function is disabled. When SD1 converter is} \\ \text{disabled, the internal 100} \Omega \text{ discharge resistor is not connected to the output,} \\ \text{and the discharge rate is dependent on the output capacitance and the load} \\ \text{present.} \end{cases}$					output to converter is ter is o the output,		
SD0FPWMEN		0		<ul> <li>0 = SD0 converter automatically skips pulses under light load conditions and transfers to fixed frequency operation as the load current increases.</li> <li>1 = SD0 converter operates with fixed frequency under all load conditions.</li> </ul>					

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### SD0\_CNFG3 (0x45)

BIT	7	6	5	4	3	2	1	0			
Field	SD0_BO	_THR[1:0]	SD0_BO	_HYS[1:0]	RSVD	SD0_BO	_PR[1:0]	SD0_OV_T HR			
Reset	0	xxx	0	xxx	0x0	0b11		0bx			
Access Type	Write	, Read	Write	Write, Read Write, Read Write, Read Write,				Write, Read			
BITFIEI	LD	BITS		DESCRIPTION							
SD0_BO_THR		<ul> <li>This 2-bit configuration is a linear transfer function, expressed as a output voltage setting (SD0VOUT[6:0]), that starts at 75%, and end in 5% increments.</li> <li>Note: With 24µF of effective output capacitance and the 1.0V targe voltage, corner simulations show an undershoot of 180mV (6.5%) ft to 3mA step in 4.8µs. For prototype margin testing, it is recommende the tighter 90% threshold to screen for potential issues. However, for production devices, it is recommended to use the 85% setting.</li> <li>2'b00 = 75%</li> <li>2'b10 = 85%</li> <li>2'b11 = 90%</li> </ul>						ends at 90% rget output 6) for a 10mA ended to use			
SD0_BO_HYS		This 2-bit configuration is a line				near transfer function, expressed as a % of OUT[6:0]), that starts at 5%, and ends at 20% in					
RSVD		3	Rese	erved. Unutilized	d bit. Write to 0	. Reads are do	n't care.				
SD0_BO_PR		3     Reserved. Unutilized bit. Write to 0. Reads are don't care.       2:1     This 2-bit configuration provides four settings for response time (and 2'b00 = Fast 2'b01 = Medium-fast 2'b10 = Medium-fast 2'b10 = Medium-slow 2'b11 = Slow				(and Iq).					
SD0_OV_THR		0	com (SDC 0 = 1 1 = 1 <b>Note</b> volta 10m. the ti	<ul> <li>This 1-bit configuration provides two options for SD0 output over-voltage comparator rising threshold, expressed as a % of the output voltage setting (SD0VOUT[6:0]).</li> <li>0 = 108.3%</li> <li>1 = 116.6%</li> <li>Note: With 24µF of effective output capacitance and the 1.0V target output voltage, corner simulations show an overshoot of 70mV (2.5%) for a 3A to 10mA step in 4.8µs. For prototype margin testing, it is recommended to use the tighter 108.3% threshold to screen for potential issues. However, for production devices, it is recommended to use the 116.6% setting.</li> </ul>							

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### SD1\_CNFG2 (0x46)

BIT	7	6	5	4		3	2	1	0
Field	RSVD	RSVD	SD1_SSRA MP	RSVD	F	RSVD	SD0FSREN	SD0ADDIS	SD0FPWM EN
Reset	0b0	0b0	0bx	0b0		0b0	0b1	0bx	0b0
Access Type	Write, Read	Write, Read	Write, Read Write, Read W				Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
RSVD	7	Reserved. L are don't car		/rite to 0. Read	S				
RSVD	6	Reserved. L are don't car		/rite to 0. Read	S				
SD1_SSRAM P	5	only to avoid ramp rate if 2.5mV. Cust setting on th	the BUCKOV	oid any false	9	0x0: 2.5 0x1: 10r	mV/µs nV/µs Ramp ra	ite	
RSVD	4	Reserved. L are don't car		/rite to 0. Read	S				
RSVD	3	Reserved. L are don't car		/rite to 0. Read	S				
SD0FSREN	2	SD0 is allow during the tii (only if SD1I SD1 cannot capacitor an rate is a fund external load voltage fallir output voltage is light, then rate become capacitance the internal f 2µA load on 1 = Active di SD1 operate the time the forced PWM current from that the outp for output voltage remains eng	FPWMEN = 0). sink current fro d the output vo ction of the extend d is heavy, then g slew rate be ge ramp rate. If the output volte a function of and the extern feedback string the output. sischarge enable s in forced PW output voltage I mode enable the output cap but voltage falls oltage ramp. To ge decrease, th	in skip mode voltage decreas In skip mode, om the output oltage falling sle ernal load. If th n the output comes the fixed f the external lo rage falling slev the output nal load. Note to always impose ed. /M mode during decreases. Wi d, SD1 sinks pacitor to ensure a the rate fixed one pWM mode after the output	ew e ad ad v hat es a th e d oth				
SD0ADDIS	1	When the S internal 100 to the outpu	D1 converter is Ω discharge re	sistor is connection he energy store	ted				

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION	DECODE
		converter is enabled, the discharge resistor is disconnected from the output. 1 = The active discharge function is disabled. When the SD1 converter is disabled, the internal 100 $\Omega$ discharge resistor is not connected to the output, and the discharge rate is dependent on the output capacitance and the load present.	
SD0FPWME N	0	<ul> <li>0 = SD0 converter automatically skips pulses under light load conditions and transfers to fixed frequency operation as the load current increases.</li> <li>1 = SD0 converter operates with fixed frequency under all load conditions.</li> </ul>	

### SD1\_CNFG3 (0x47)

BIT	7	6	5	4	3	2	1	0		
Field	SD1_B	D_THR[1:0]	SD1_BO_	_HYS[1:0]	RSVD	SD1_BO	_PR[1:0]	SD1_OV_T HR		
Reset		Obxx		xx	0b0	0b	11	0bx		
Access Type	Writ	e, Read	Write,	Read	Write, Read	Write,	Read	Write, Read		
BITFIEI	D	BITS			DES	SCRIPTION				
SD1_BO_THR		7:6	outpu increm Note: voltag to 3m the tig produ 2'b00 2'b01 2'b10	<ul> <li>This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD1VOUT[6:0]), that starts at 75%, ends at 90% in 5% increments.</li> <li>Note: With 24µF of effective output capacitance and the 1.0V target output voltage, corner simulations show an undershoot of 180mV (6.5%) for a 10mA to 3mA step in 4.8µs. For prototype margin testings it is recommended to use the tighter 90% threshold to screen for potential issues. Howevers for production devices, it is recommended to use the 85% setting.</li> <li>2'b00 = 75%</li> <li>2'b10 = 85%</li> <li>2'b11 = 90%</li> </ul>						
SD1_BO_HYS 5:4		outpu increr 2'b00 2'b01 2'b10	This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD1VOUT[6:0]), that starts at 5%, ends at 20% in 5% increments. 2'b00 = 5% 2'b01 = 10% 2'b10 = 15% 2'b11 = 20%							
RSVD		3		Reserved. Unutilized bit. Write to 0. Reads are don't care.						
SD1_BO_PR 2:1		2'b00 2'b01 2'b10	This 2-bit configuration provides four settings for response time (and Iq). 2'b00 = Fast 2'b01 = Medium-fast 2'b10 = Medium-slow 2'b11 = Slow							

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
SD1_OV_THR	0	<ul> <li>This 1-bit configuration provides two options for SD1 output over-voltage comparator rising threshold, expressed as a % of the output voltage setting (SD1VOUT[6:0]).</li> <li>0 = 108.3%</li> <li>1 = 116.6%</li> <li>Note: With 24µF of effective output capacitance and the 1.0V target output voltage, corner simulations show an overshoot of 70mV (2.5%) for a 3A to 10mA step in 4.8µs. For prototype margin testings it is recommended to use the tighter 108.3% threshold to screen for potential issues. Howevers for production devices, it is recommended to use the 116.6% setting.</li> </ul>

#### SD2\_CNFG2 (0x48)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	SD2ADDIS	SD2FPWM EN
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0bx	0b0
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SD2ADDIS	1	0 = The active discharge function is enabled. When the SD2 converter is disabled, an internal $100\Omega$ discharge resistor is connected to the output to discharge the energy stored in the output capacitor. When the SD2 converter is enabled, the discharge resistor is disconnected from the output. 1 = The active discharge function is disabled. When the SD2 converter is disabled, the internal $100\Omega$ discharge resistor is not connected to the output, and the discharge rate is dependent on the output capacitance and the load present.
SD2FPWMEN	0	<ul> <li>0 = SD2 converter automatically skips pulses under light load conditions and transfers to fixed frequency operation as the load current increases.</li> <li>1 = SD2 converter operates with fixed frequency under all load conditions.</li> </ul>

### SD2\_CNFG3 (0x49)

BIT	7	6	5	4	3	2	1	0		
Field	SD2_BC	BO_THR[1:0] SD		SD2_BO_HYS[1:0]		SD2_BO_PR[1:0]		SD2_OV_T HR		
Reset	C	0bxx		0bxx		0bxx		0bx		
Access Type	Write	Write, Read		Write, Read		Write, Read		Write, Read		
BITFIEI	D	BITS		DESCRIPTION						
SD2_BO_THR		7:6	This 2	This 2-bit configuration is a linear transfer function, expressed as a % of						

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		output voltage setting (SD1VOUT[6:0]), that starts at 75%, ends at 90% in 5% increments.
		<b>Note:</b> With $24\mu$ F of effective output capacitance and the 1.0V target output voltage, corner simulations show an undershoot of 180mV (6.5%) for a 10mA to 3mA step in 4.8µs. For prototype margin testing, it is recommended to use the tighter 90% threshold to screen for potential issues. However, for production devices, it is recommended to use the 85% setting.
		2'b00 = 75% 2'b01 = 80% 2'b10 = 85% 2'b11 = 90%
		This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD2VOUT[6:0]), that starts at 5%, ends at 20% in 5% increments.
SD2_BO_HYS	5:4	2'b00 = 5% 2'b01 = 10% 2'b10 = 15% 2'b11 = 20%
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SD2_BO_PR	2:1	This 2-bit configuration provides four settings for response time (and Iq). 2'b00 = Fast 2'b01 = Medium-fast 2'b10 = Medium-slow 2'b11 = Slow
	0	This 1-bit configuration provides two options for SD2 output over-voltage comparator rising threshold, expressed as a % of the output voltage setting (SD2VOUT[7:0]). 0 = 108.3% 1 = 116.6%
SD2_OV_THR	0	<b>Note:</b> With $13\mu$ F of effective output capacitance and the 1.2V target output voltage, corner simulations show an overshoot of $133mV$ (11%) for a 2A to 10mA step in 3.2 $\mu$ s. For prototype margin testing, it is recommended to use the tighter 108.3% threshold to screen for potential issues. However, for production devices, it is recommended to use the 116.6% setting.

### SD3\_CNFG2 (0x4A)

BIT	7	6	5		4	3	2	1	0	
Field	RSVD	RSVD	RSV	/D	RSVD	RSVD	RSVD	SD3ADDIS	SD3FPWM EN	
Reset	0b0	0b0	0b	0	0b0	0b0	0b0	0bx	0b0	
Access Type	Write, Rea	ad Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	
BITFIEI	BITFIELD BITS			DESCRIPTION						
RSVD		7		Blank. There is no physical bit at this location. Write to 0. Reads are don't care.						
RSVD		6		Blank. There is no physical bit at this location. Write to 0. Reads are don't care.					are don't	

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
RSVD	5	Blank. There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	4	Blank. There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SD3ADDIS	1	0 = The active discharge function is enabled. When the SD3 converter is disabled, an internal $100\Omega$ discharge resistor is connected to the output to discharge the energy stored in the output capacitor. When the SD3 converter is enabled, the discharge resistor is disconnected from the output. 1 = The active discharge function is disabled. When the SD3 converter is disabled, the internal $100\Omega$ discharge resistor is not connected to the output, and the discharge rate is dependent on the output capacitance and the load present.
SD3FPWMEN	0	<ul> <li>0 = SD3 converter automatically skips pulses under light load conditions and transfers to fixed frequency operation as the load current increases.</li> <li>1 = SD3 converter operates with fixed frequency under all load conditions.</li> </ul>

### SD3\_CNFG3 (0x4B)

BIT	7	6	5	4	3	2	1	0
Field	SD3_BO_THR[1:0]		SD3_BO_HYS[1:0]		RSVD	SD3_BO_PR[1:0]		SD3_OV_T HR
Reset	0bxx		0bxx		0b0	Ob	XX	0bx
Access Type	Write,	Read	Write,	Read	Write, Read	Write, Read		Write, Read

BITFIELD	BITS	DESCRIPTION
SD3_BO_THR	7:6	<ul> <li>This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD1VOUT[6:0]), that starts at 75%, ends at 90% in 5% increments.</li> <li>Note: With 24µF of effective output capacitance and the 1.0V target output voltage, corner simulations show an undershoot of 180mV (6.5%) for a 10mA to 3mA step in 4.8µs. For prototype margin testing, it is recommended to use the tighter 90% threshold to screen for potential issues. However, for production devices, it is recommended to use the 85% setting.</li> <li>2'b00 = 75%</li> <li>2'b10 = 85%</li> <li>2'b11 = 90%</li> </ul>
SD3_BO_HYS	5:4	This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD3VOUT[6:0]), that starts at 5%, ends at 20% in 5% increments. 2'b00 = 5% 2'b01 = 10% 2'b10 = 15% 2'b11 = 20%
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SD3_BO_PR	2:1	This 2-bit configuration provides four settings for response time (and lq).

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		2'b00 = Fast 2'b01 = Medium-fast 2'b10 = Medium-slow 2'b11 = Slow
SD3 OV THR	0	This 1-bit configuration provides two options for SD3 output over-voltage comparator rising threshold, expressed as a % of the output voltage setting (SD2VOUT[7:0]). 0 = 108.3% 1 = 116.6%
		<b>Note:</b> With $13\mu$ F of effective output capacitance and the 1.2V target output voltage, corner simulations show an overshoot of $133mV$ (11%) for a 2A to 10mA step in 3.2 $\mu$ s. For prototype margin testing, it is recommended to use the tighter 108.3% threshold to screen for potential issues. However, for production devices, it is recommended to use the 116.6% setting.

#### LDO\_CNFG1\_L0 (0x50)

BIT	7	6	5 4 3 2 1 0							
Field	RSVD	RSVD	VOUT_LDO_L0[5:0]							
Reset	0b0	0b0		Obxxxxx						
Access Type	Write, Read	Write, Read		Write, Read						
BITFIE	LD	BITS		DESCRIPTION						
RSVD		7	Rese	rved. Unutilized	d bit. Write to 0	. Reads are do	n't care.			
RSVD		6	Rese	rved. Unutilized	d bit. Write to 0	. Reads are do	n't care.			
VOUT_LDO_L	DUT_LDO_L0 5:0			This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 2.375V, with 25mV increments. VLDO = 0.8V + (VOUT_LDO[5:0] x 25mV).						

#### LDO\_CNFG2\_L0 (0x51)

BIT	7	6	5		4	3	2	1	0
Field	OVCLMP_I N_L0	E ALPM_EN_ L0	RSV	/D	RSVD	POK_L0	RSVD	ADE_L0	SS_L0
Reset	0bx	0bx	0b:	x	0bx	0b0	0bx	0bx	0bx
Access Type	Write, Rea	d Write, Read	Write, I	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIEI	LD	BITS		DESCRIPTION					
OVCLMP_EN_	OVCLMP_EN_L0     7     0 = Overvoltage clamp disabled.       1 = Overvoltage clamp enabled (default).								
ALPM_EN_L0		6			uto low-power uto low-power		· · ·		
RSVD		5		Rese	rved. Unutilized	bit. Write to 0	. Reads are do	n't care.	
RSVD		4		Rese	rved. Unutilized	bit. Write to 0	. Reads are do	n't care.	
POK_L0		3		0 = The voltage is less than the POK threshold. 1 = The voltage is above the POK threshold.					
RSVD		2		Rese	rved. Unutilized	bit. Write to 0	Reads are do	n't care.	

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
ADE_L0	1	<ul> <li>0 = The active discharge function is disabled. When the regulator is disabled, the internal active-discharge resistor is not connected to its output and the output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active-discharge resistor is not connected to its output.</li> <li>1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.</li> </ul>
SS_L0	0	(Applies to both start-up and output voltage setting changes) 0 = Fast start-up and dynamic voltage change = 100mV/μs. 1 = Slow start-up and dynamic voltage change = 5mV/μs.

#### LDO\_CNFG1\_L1 (0x52)

BIT	7	6	5 4 3 2 1 0							
Field	RSVD	RSVD		VOUT_LDO_L1[5:0]						
Reset	0b0	0b0		Obxxxxx						
Access Type	Write, Read	Write, Read		Write, Read						
BITFIE	LD	BITS		DESCRIPTION						
RSVD		7	Rese	erved. Unutilize	d bit. Write to C	). Reads are do	on't care.			
RSVD		6	Rese	erved. Unutilize	d bit. Write to C	). Reads are do	on't care.			
VOUT_LDO_L			ends	This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 2.375V, with 25mV increments. VLDO = $0.8V + (VOUT\_LDO[5:0] \times 25mV)$ .						

#### LDO\_CNFG2\_L1 (0x53)

BIT	7	6	5		4	3	2	1	0		
Field	OVCLMP_E N_L1	ALPM_EN_ L1	RSV	′D	RSVD	POK_L1	RSVD	ADE_L1	SS_L1		
Reset	0bx	0bx	0b>	ĸ	0bx	0b0	0bx	0bx	0bx		
Access Type	Write, Read	Write, Read	Write, F	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read		
BITFIEI	D	BITS				DE	SCRIPTION				
OVCLMP_EN_	_L1	70 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (de					afault).				
ALPM_EN_L1		6			0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.						
RSVD		5		Rese	rved. Unutilized	bit. Write to 0	. Reads are do	n't care.			
RSVD		4		Rese	rved. Unutilized	bit. Write to 0	. Reads are do	n't care.			
POK_L1		3			he voltage is le he voltage is al						
RSVD		2		Reserved. Unutilized bit. Write to 0. Reads are don't care.							
ADE_L1		1				0		disabled. When the regulator is disabled, or is not connected to its output and the			

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active- discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L1	0	(Applies to both start-up and output voltage setting changes) 0 = Fast start-up and dynamic voltage change = 100mV/μs. 1 = Slow start-up and dynamic voltage change = 5mV/μs.

#### LDO\_CNFG1\_L2 (0x54)

BIT	7	6	5 4 3 2 1 0									
Field	RSVD	RSVD	VOUT_LDO_L2[5:0]							RSVD VOUT_LDO_L		-
Reset	0b0	0b0		Obxxxxx								
Access Type	Write, Rea	d Write, Read		Write, Read								
BITFIE	LD	BITS		DESCRIPTION								
RSVD		7	Rese	erved. Unutilize	d bit. Write to 0	). Reads are do	on't care.					
RSVD	6		Rese	erved. Unutilize	d bit. Write to 0	). Reads are do	on't care.					
VOUT_LDO_L	_2	5:0	ends	This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 3.95V, with 50mV increments. VLDO = 0.8V + (VOUT_LDO[5:0] x 50mV).								

#### LDO\_CNFG2\_L2 (0x55)

BIT	7	6	5	4	3	2	1	0						
Field	OVCLMP_E N_L2	E ALPM_EN_ L2	COMP_L2[1:0]		POK_L2	RSVD	ADE_L2	SS_L2						
Reset	0bx	0bx	Ob	XX	0b0	0bx	0bx	0bx						
Access Type	Write, Read	Write, Read	Write	, Read	Write, Read	Write, Read	Write, Read	Write, Read						
BITFIEI	LD	BITS		DESCRIPTION										
OVCLMP_EN_	_L2	7		0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).										
ALPM_EN_L2		6		0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.										
COMP_L2		5:4	when 50m capao remo	0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDO output capacitor loop has a series R-L-C output impedance 50mW, 5nH, and ≥ COUT_x. This output impedance corresponds to an out capacitor that is placed directly at the output pins of the LDO (i.e., not remote). Load transient performance with this setting is 55mV typical betwee OUTxx and GND (default).										
POK_L2		3		0 = The voltage is less than the POK threshold. 1 = The voltage is above the POK threshold.						5				
RSVD		2	Rese	Reserved. Unutilized bit. Write to 0. Reads are don't care.										
ADE_L2		1		he active disch iternal active-di	0		•							

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active- discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L2	0	(Applies to both start-up and output voltage setting changes) 0 = Fast start-up and dynamic voltage change = 100mV/μs. 1 = Slow start-up and dynamic voltage change = 5mV/μs.

#### LDO\_CNFG1\_L3 (0x56)

BIT	7	6	5 4 3 2 1 0							
Field	RSVD	RSVD	VOUT_LDO_L3[5:0]							
Reset	0b0	0b0		Obxxxxx						
Access Type	Write, Rea	d Write, Read		Write, Read						
BITFI	ELD	BITS		DESCRIPTION						
RSVD		7	Rese	erved. Unutilize	d bit. Write to C	. Reads are do	on't care.			
RSVD		6	Rese	erved. Unutilize	d bit. Write to C	. Reads are do	on't care.			
VOUT_LDO_	<u>L</u> 3	5:0	ends	This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 3.95V, with 50mV increments. VLDO = 0.8V + (VOUT_LDO[5:0] x 50mV).						

#### LDO\_CNFG2\_L3 (0x57)

BIT	7	6	5	4	3	2	1	0	
Field	OVCLMP_E N_L3	E ALPM_EN_ L3	COMP_L3[1:0]		POK_L3	RSVD	ADE_L3	SS_L3	
Reset	0bx	0bx	Ob	ХХ	0b0	0bx	0bx	0bx	
Access Type	Write, Read	d Write, Read	Write	Read	Write, Read	Write, Read	Write, Read	Write, Read	
BITFIEI	LD	BITS		DESCRIPTION					
OVCLMP_EN_	_L3	7		0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).					
ALPM_EN_L3		6		0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.					
COMP_L3		5:4	when 50mV outpu remo	0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDOs output capacitor loop has a series R-L-C output impedance 50mW, 5nH, and ≥ COUT_x. This output impedance corresponds to an output capacitor that is placed directly at the output pins of the LDO (i.e., no remote). Load transient performance with this setting is 55mV typical betwee OUTxx and GND (default).					
POK_L3		3		0 = The voltage is less than the POK threshold. 1 = The voltage is above the POK threshold.					
RSVD		2	Rese	Reserved. Unutilized bit. Write to 0. Reads are don't care.					
ADE_L3		1		he active disch iternal active-di	0		•		

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active- discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L3	0	(Applies to both start-up and output voltage setting changes) 0 = Fast start-up and dynamic voltage change = 100mV/μs. 1 = Slow start-up and dynamic voltage change = 5mV/μs.

#### LDO\_CNFG1\_L4 (0x58)

BIT	7	6	5	4	3	2	1	0				
Field	RSVD	RSVD	VOUT_LDO_L4[5:0]				VOUT_LDO_L4[5:0]					
Reset	0b0	0b0		Obxxxxx								
Access Type	Write, Read	Write, Read		Write, Read								
BITFIE	LD	BITS			DE	SCRIPTION						
RSVD		7	Rese	erved. Unutilize	d bit. Write to 0	). Reads are do	on't care.					
RSVD		6		erved. Unutilize	d bit. Write to 0	). Reads are do	on't care.					
VOUT_LDO_L	_4	5:0		This 6-bit configuration is a linear transfer function that starts at 0.4V a ends at 1.275V, with 12.5mV increments.								

#### LDO\_CNFG2\_L4 (0x59)

BIT	7	6	5	4	3	2	1	0	
Field	OVCLMP_ N_L4	E ALPM_EN_ L4	COMP_L4[1:0]		POK_L4	RSVD	ADE_L4	SS_L4	
Reset	0bx	0bx	01	xx	0b0	0bx	0bx	0bx	
Access Type	Write, Rea	d Write, Read	Write	, Read	Write, Read	Write, Read	Write, Read	Write, Read	
BITFIEI	D	BITS			DE	SCRIPTION			
OVCLMP_EN_	_L4	7		0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).					
ALPM_EN_L4		6		0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.					
COMP_L4		5:4	wher 50m outpu remo	0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDOs output capacitor loop has a series R-L-C output impedance 50mW, 5nH, and ≥ COUT_4. This output impedance corresponds to an output capacitor that is placed directly at the output pins of the LDO (i.e., n remote). Load transient performance with this setting is 55mV typical between OUTxx and GND (default),					
POK_L4	POK_L4 3 0 = The voltage is less than the POK thresh 1 = The voltage is above the POK threshold								
RSVD		2	Rese	Reserved. Unutilized bit. Write to 0. Reads are don't care.					
ADE_L4		1	the ir	he active disch nternal active-di ut voltage decay	ischarge resiste	or is not conne	cted to its outpu	ut and the	

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		and the external load. When the regulator is enabled, the internal active- discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L4	0	(Applies to both start-up and output voltage setting changes) 0 = Fast start-up and dynamic voltage change = 100mV/μs. 1 = Slow start-up and dynamic voltage change = 5mV/μs.

#### LDO\_CNFG1\_L5 (0x5A)

		-														
BIT	7	6	5	5 4 3 2 1 0												
Field	RSVD	RSVD		VOUT_LDO_L5[5:0]						VOUT_LDO_L5[5:0]						
Reset	0b0	0b0		Obxxxxx												
Access Type	Write, Rea	d Write, Read		Write, Read												
BITFIE	LD	BITS		DESCRIPTION												
RSVD		7	Rese	erved. Unutilize	d bit. Write to (	). Reads are de	on't care.									
RSVD		6	Rese	erved. Unutilize	d bit. Write to (	). Reads are de	on't care.									
VOUT_LDO_	L5	5:0	ends	This 6-bit configuration is a linear transfer function that starts at 0.8V ends at 3.95V, with 50mV increments. VLDO = 0.8V + (VOUT_LDO 50mV).												

#### LDO\_CNFG2\_L5 (0x5B)

BIT	7	6	5	4	3	2	1	0	
Field	OVCLMP_ N_L5	E ALPM_EN_ L5	COMP_L5[1:0]		POK_L5	RSVD	ADE_L5	SS_L5	
Reset	0bx	0bx	Ob	xx	0b0	0bx	0bx	0bx	
Access Type	Write, Rea	d Write, Read	Write	, Read	Write, Read	Write, Read	Write, Read	Write, Read	
BITFIEI	LD	BITS			DE	SCRIPTION			
OVCLMP_EN_	_L5	7		0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).					
ALPM_EN_L5		6		0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.					
COMP_L5		5:4	when 50m capa remo	0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDOs output capacitor loop has a series R-L-C output impedance 50mW, 5nH, and ≥ COUT_x. This output impedance corresponds to an out capacitor that is placed directly at the output pins of the LDO (i.e., not remote). Load transient performance with this setting is 55mV typical between OUTxx and GND (default).					
POK_L5		3		he voltage is le he voltage is al					
RSVD		2	Rese	rved. Unutilized	d bit. Write to 0	. Reads are do	n't care.		
ADE_L5		1	the in	he active disch iternal active-di it voltage decay	scharge resisto	or is not conne	cted to its output	ut and the	

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		and the external load. When the regulator is enabled, the internal active- discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L5	0	(Applies to both start-up and output voltage setting changes) 0 = Fast start-up and dynamic voltage change = 100mV/μs. 1 = Slow start-up and dynamic voltage change = 5mV/μs.

#### LDO\_CNFG1\_L6 (0x5C)

		-		1	1					
BIT	7	6	5	5 4 3 2 1						
Field	RSVD	RSVD	VOUT_LDC		VOUT_LDO_L6[5:0]					
Reset	0b0	0b0		Obxxxxx						
Access Type	Write, Rea	d Write, Read		Write, Read						
BITFIE	LD	BITS	DESCRIPTION							
RSVD	SVD		Rese	rved. Unutilize	d bit. Write to (	). Reads are de	on't care.			
RSVD		6	Rese	rved. Unutilize	d bit. Write to (	). Reads are de	on't care.			
VOUT_LDO_	L6	5:0	ends	This 6-bit configuration is a linear transfer function that starts at 0.8 ends at 3.95V, with 50mV increments. VLDO = 0.8V + (VOUT_LD0 50mV).						

#### LDO\_CNFG2\_L6 (0x5D)

BIT	7	6	5	4	3	2	1	0	
Field	OVCLMP_ N_L6	E ALPM_EN_ L6	COMP_L6[1:0]		POK_L6	RSVD	ADE_L6	SS_L6	
Reset	0bx	0bx	Ob	xx	0b0	0bx	0bx	0bx	
Access Type	Write, Rea	d Write, Read	Write	, Read	Write, Read	Write, Read	Write, Read	Write, Read	
BITFIEI	LD	BITS			DE	SCRIPTION			
OVCLMP_EN_	_L6	7		0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).					
ALPM_EN_L6		6		0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.					
COMP_L6		5:4	when 50m capa remo	0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDOs output capacitor loop has a series R-L-C output impedance 50mW, 5nH, and ≥ COUT_x. This output impedance corresponds to an output capacitor that is placed directly at the output pins of the LDO (i.e., not remote). Load transient performance with this setting is 55mV typical betwee OUTxx and GND (default).					
POK_L6		3		he voltage is le he voltage is al					
RSVD		2	Rese	Reserved. Unutilized bit. Write to 0. Reads are don't care.					
ADE_L6		1	the in	he active disch iternal active-di it voltage decay	scharge resisto	or is not conne	cted to its output	ut and the	

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		and the external load. When the regulator is enabled, the internal active- discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L6	0	(Applies to both start-up and output voltage setting changes) 0 = Fast startup and dynamic voltage change = 100mV/μs. 1 = Slow startup and dynamic voltage change = 5mV/μs.

#### LDO\_CNFG1\_L7 (0x5E)

		-														
BIT	7	6	5	5 4 3 2 1 0												
Field	RSVD	RSVD		VOUT_LDO_L7[5:0]						VOUT_LDO_L7[5:0]						
Reset	0b0	0b0		Obxxxxx												
Access Type	Write, Rea	d Write, Read		Write, Read												
BITFIE	LD	BITS		DESCRIPTION												
RSVD		7	Rese	erved. Unutilize	d bit. Write to 0	). Reads are do	on't care.									
RSVD	6		VD 6 Reserved. Unutilized bit. Write to 0. Reads are don't care.													
VOUT_LDO_I	L7	5:0	ends	This 6-bit configuration is a linear transfer function that starts at 0.8\ ends at 3.95V, with 50mV increments. VLDO = 0.8V + (VOUT_LDO 50mV).												

#### LDO\_CNFG2\_L7 (0x5F)

BIT	7	6	5	4	3	2	1	0	
Field	OVCLMP_ N_L7	E ALPM_EN_ L7	COMP_L7[1:0]		POK_L7	RSVD	ADE_L7	SS_L7	
Reset	0bx	0bx	Ot	хх	0b0	0bx	0bx	0bx	
Access Type	Write, Rea	d Write, Read	Write	, Read	Write, Read	Write, Read	Write, Read	Write, Read	
BITFIEI	LD	BITS			DE	SCRIPTION			
OVCLMP_EN_	_L7	7		0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).					
ALPM_EN_L7		6		0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.					
COMP_L7		5:4	wher 50m capa remo	0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDOs output capacitor loop has a series R-L-C output impedance 50mW, 5nH, and ≥ COUT_x. This output impedance corresponds to an out capacitor that is placed directly at the output pins of the LDO (i.e., not remote). Load transient performance with this setting is 55mV typical betwee OUTxx and GND (default).					
POK_L7		3		he voltage is le he voltage is al					
RSVD		2	Rese	erved. Unutilized	d bit. Write to 0	. Reads are do	n't care.		
ADE_L7		1	the in	he active disch nternal active-di ut voltage decay	scharge resisto	or is not conne	cted to its output	ut and the	

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		and the external load. When the regulator is enabled, the internal active- discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L7	0	(Applies to both start-up and output voltage setting changes) 0 = Fast startup and dynamic voltage change = 100mV/μs. 1 = Slow startup and dynamic voltage change = 5mV/μs.

#### LDO\_CNFG1\_L8 (0x60)

BIT	7	6	5	4	3	2	1	0	
Field	RSVD	RSVD		VOUT_LDO_L8[5:0]				-	
Reset	0b0	0b0			0bx	XXXXX			
Access Type	Write, Read	Write, Read	Write, Read						
BITFIE	ELD	BITS		DESCRIPTION					
RSVD		7	Rese	Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD		6	Rese	Reserved. Unutilized bit. Write to 0. Reads are don't care.					
VOUT_LDO_L8 5:0			ends	This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 3.95V, with 50mV increments. VLDO = 0.8V +(VOUT_LDO[5:0] x 50mV).					

#### LDO\_CNFG2\_L8 (0x61)

BIT	7	6	5	4	3	2	1	0		
Field	OVCLMP_ N_L8	E ALPM_EN_ L8	RSVD[1:0]		POK_L8	RSVD	ADE_L8	SS_L8		
Reset	0bx	0bx	Ot	хх	0b0	0bx	0bx	0bx		
Access Type	Write, Rea	d Write, Read	Write	, Read	Write, Read	Write, Read	Write, Read	Write, Read		
BITFIE	LD	BITS			DE	SCRIPTION				
OVCLMP_EN_	_L8	7		0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).						
ALPM_EN_L8		6		0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.						
RSVD		5:4	Rese	Reserved. Unutilized bit. Write to 0. Reads are don't care.						
POK_L8		3		<ul><li>0 = The voltage is less than the POK threshold.</li><li>1 = The voltage is above the POK threshold.</li></ul>						
RSVD		2	Rese	Reserved. Unutilized bit. Write to 0. Reads are don't care.						
ADE_L8	1		the ir outpu and t disch 1 = T an in	<ul> <li>0 = The active discharge function is disabled. When the regulator is disabled, the internal active-discharge resistor is not connected to its output and the output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active-discharge resistor is not connected to its output.</li> <li>1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is</li> </ul>						

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		enabled, the internal active-discharge resistor is disconnected from its output.
SS_L8	0	(Applies to both start-up and output voltage setting changes) 0 = Fast startup and dynamic voltage change = 100mV/μs. 1 = Slow startup and dynamic voltage change = 5mV/μs.

#### LDO\_CNFG3 (0x62)

BIT	7	6	5	4	3	2	1	0	
Field	RSVD[6:0]								
Reset		0b000000 0b0							
Access Type	Write, Read Write, Read								
BITFIE	LD	BITS			DE	SCRIPTION			
RSVD		7:1 Reserved. Unutilized bit. Write to 0. Reads are don't care.							
L_B_EN	0 = Bias is disabled if all LDOs are disabled (default). 1 = Bias is enabled.								

#### CNFG\_GPIO0 (0x70)

BIT	7	6	5	4	3	2	1	0
Field	DBNC	0[1:0]	REFE_IRQ[1:0]		DO0	DI0	DIR0	PPDRV0
Reset	01	00	01	o0	0b0	0b0	0b0	0b0
Access Type	Write,	Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
DBNC0	7:6	When set for GPO (DIRx = 0): DBNCx are don't care when GPO. When set for GPI (DIRx = 1): Debounce configuration. GPIx has the following debounce times for both rising and falling edges. 0b00 = No debounce 0b01 = 8ms 0b10 = 16ms 0b11 = 32ms
REFE_IRQ	5:4	When set for GPO (DIRx = 0): REFE_IRQx are don't care when GPO. When set for GPI (DIRx = 1): Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx. 0b00 = Mask interrupt 0b01 = Falling edge interrupt 0b10 = Rising edge interrupt 0b11 = Falling and rising edge interrupt
DO0	3	When set for GPO (DIRx = 0): GPO output drive level is programmed with DOx. 0 = Logic low 1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		When set for GPI (DIRx = 1): 0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up. 1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down. See the <i>GPIO Programming Matrix</i> section for more information.
		When set for GPO (DIRx = 0): DIx is a don't care when GPO.
D10	2	When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx. 0 = Input logic-low 1 = Input logic-high When DIRx = 1, this bit is read only, writes to this bit are ignored.
		When AMEx = 0: GPIOx direction. 0 = General purpose output (GPO) 1 = General purpose input (GPI)
DIR0	1	When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high. When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low. 0 = Active-low 1 = Active-high
PPDRV0	0	When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull
		When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.

#### CNFG\_GPIO1 (0x71)

BIT	7	6	5	4	3	2	1	0
Field	DBN	NC1[1:0]	REFE_	IRQ[1:0]	DO1	DI1	DIR1	PPDRV1
Reset		0b0	01	b0	0b0	0b0	0b0	0b0
Access Type	Writ	Write, Read		Write, Read Wri		Write, Read	Write, Read	Write, Read
BITFIEL	D	BITS			DE	SCRIPTION		
DBNC1		7:6	DBN0 Wher Debo rising 0b00 0b01 0b10	n set for GPO ( Cx are don't ca n set for GPI (D punce configura and falling edg = No debounce = 8ms = 16ms = 32ms	re when GPO. IRx = 1): tion. GPIx has ges.	the following d	ebounce times	for both
REFE_IRQ		5:4		0b11 = 32ms When set for GPO (DIRx = 0): REFE_IRQx are don't care when GPO.				

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		When set for GPI (DIRx = 1): Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx. 0b00 = Mask interrupt 0b01 = Falling edge interrupt 0b10 = Rising edge interrupt 0b11 = Falling and rising edge interrupt
DO1	3	<ul> <li>When set for GPO (DIRx = 0):</li> <li>GPO output drive level is programmed with DOx.</li> <li>0 = Logic low</li> <li>1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)</li> <li>When set for GPI (DIRx = 1):</li> <li>0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up.</li> <li>1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down.</li> <li>See the <i>GPIO Programming Matrix</i> section for more information.</li> </ul>
DI1	2	<ul> <li>When set for GPO (DIRx = 0): DIx is a don't care when GPO.</li> <li>When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx.</li> <li>0 = Input logic-low</li> <li>1 = Input logic-high</li> <li>When DIRx = 1, this bit is read only, writes to this bit are ignored.</li> </ul>
DIR1	1	When AMEx = 0:         GPIOx direction.         0 = General purpose output (GPO)         1 = General purpose input (GPI)         When AMEx = 1:         When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4         (respectively) to 0 but note that the output is internally set to be active-high.         When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively)         determines if the signal is active high or active low.         0 = Active-low         1 = Active-high
PPDRV1	0	When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.

#### CNFG\_GPIO2 (0x72)

BIT	7	6	5	4	3	2	1	0	
Field	DBN	DBNC2[1:0] R		REFE_IRQ[1:0]		DI2	DIR2	PPDRV2	
Reset		0b0		0b0		0b0	0b0	0b0	
Access Type	Writ	Vrite, Read		Write, Read Write, Read		Write, Read	Write, Read	Write, Read	
BITFIEL	ELD BITS			DESCRIPTION					
DBNC2		7:6	When	When set for GPO (DIRx = 0):					

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		DBNCx are don't care when GPO. When set for GPI (DIRx = 1): Debounce configuration. GPIx has the following debounce times for both rising and falling edges. 0b00 = No debounce 0b01 = 8ms 0b10 = 16ms 0b11 = 32ms
REFE_IRQ	5:4	<ul> <li>When set for GPO (DIRx = 0): REFE_IRQx are don't care when GPO.</li> <li>When set for GPI (DIRx = 1): Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx.</li> <li>0b00 = Mask interrupt</li> <li>0b01 = Falling edge interrupt</li> <li>0b10 = Rising edge interrupt</li> <li>0b11 = Falling and rising edge interrupt</li> </ul>
DO2	3	<ul> <li>When set for GPO (DIRx = 0):</li> <li>GPO output drive level is programmed with DOx.</li> <li>0 = Logic low</li> <li>1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)</li> <li>When set for GPI (DIRx = 1):</li> <li>0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up.</li> <li>1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down.</li> <li>See the <i>GPIO Programming Matrix</i> section for more information.</li> </ul>
DI2	2	<ul> <li>When set for GPO (DIRx = 0): DIx is a don't care when GPO.</li> <li>When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx.</li> <li>0 = Input logic-low</li> <li>1 = Input logic-high</li> <li>When DIRx = 1, this bit is read only, writes to this bit are ignored.</li> </ul>
DIR2	1	<ul> <li>When AMEx = 0: GPIOx direction.</li> <li>0 = General purpose output (GPO)</li> <li>1 = General purpose input (GPI)</li> <li>When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high.</li> <li>When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low.</li> <li>0 = Active-low</li> <li>1 = Active-high</li> </ul>
PPDRV2	0	When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### CNFG\_GPIO3 (0x73)

BIT	7	6	5	4	3	2	1	0	
Field	DBN	NC3[1:0]	REFE	_IRQ[1:0]	DO3	DI3	DIR3	PPDRV3	
Reset		0b0		0b0	0b0	0b0	0b0	0b0	
Access Type	Writ	te, Read	Wri	te, Read	Write, Read	Write, Read	Write, Read	Write, Read	
BITFIE	LD	BITS			DE	SCRIPTION			
DBNC3		7:6	DB Wh De risi 0b0 0b0 0b0	When set for GPO (DIRx = 0):         DBNCx are don't care when GPO.         When set for GPI (DIRx = 1):         Debounce configuration. GPIx has the following debounce times for both rising and falling edges.         0b00 = No debounce         0b01 = 8ms         0b10 = 16ms         0b11 = 32ms					
REFE_IRQ		5:4	RE Wh Ris bet 0b0 0b0 0b0	When set for GPO (DIRx = 0):         REFE_IRQx are don't care when GPO.         When set for GPI (DIRx = 1):         Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx.         0b00 = Mask interrupt         0b01 = Falling edge interrupt         0b10 = Rising edge interrupt         0b11 = Falling and rising edge interrupt					
DO3		3	GP 0 = 1 = Wr 0 = 1 =	en set for GPO ( O output drive le Logic low Logic high (DRV en set for GPI (D Clear DOx to 0 a Set DOx to 1 an e the <i>GPIO Progr</i>	vel is programm x = 1) and ope IRx = 1): and set PUEx to d set PDEx to	n-drain (DRVx o 1 to enable th I to enable the	ne internal pull- internal pull-do	wn.	
DI3		2	Wr Dix Wr Inp 0 = 1 =	See the GPIO Programming Matrix section for more information.         When set for GPO (DIRx = 0):         DIx is a don't care when GPO.         When set for GPI (DIRx = 1):         Input Drive Level. GPIOx input logic level is specified by DIx.         0 = Input logic-low         1 = Input logic-high         When DIRx = 1, this bit is read only, writes to this bit are ignored.					
DIR3		1	When AMEx = 0:         GPIOx direction.         0 = General purpose output (GPO)         1 = General purpose input (GPI)         When AMEx = 1:         When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-hig         When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively)						

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		determines if the signal is active high or active low. 0 = Active-low 1 = Active-high
PPDRV3	0	When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull
		When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.

#### CNFG\_GPIO4 (0x74)

BIT	7	6	5	4	3	2	1	0		
Field	DE	3NC4[1:0]	REFE_	IRQ[1:0]	DO4	DI4	DIR4	PPDRV4		
Reset		0b0	C	b0	0b0	0b0	0b0	0b0		
Access Type	Wr	rite, Read	Write	, Read	Write, Read	Write, Read	Write, Read	Write, Read		
BITFIE	LD	BITS			DE	SCRIPTION				
DBNC4 REFE IRQ				When set for GPO (DIRx = 0):         DBNCx are don't care when GPO.         When set for GPI (DIRx = 1):         Debounce configuration. GPIx has the following debounce times for both rising and falling edges.         0b00 = No debounce         0b01 = 8ms         0b10 = 16ms         0b11 = 32ms         When set for GPO (DIRx = 0):         REFE_IRQx are don't care when GPO.         When set for GPI (DIRx = 1):         Rising edge and falling edge interrupt configuration. GPIx has the interrupt						
			0b00 0b01 0b10 0b11	) = Mask interi = Falling edg ) = Rising edg	e interrupt e interrupt I rising edge inte	_				
DO4 3		3	GPC 0 = L 1 = L	GPO output drive level is programmed with DOx. 0 = Logic low 1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)						
			When set for GPI (DIRx = 1): 0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up. 1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down. See the <i>GPIO Programming Matrix</i> section for more information.							
DI4		2	Dlx i	When set for GPO (DIRx = 0): DIx is a don't care when GPO.						
				When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx.						

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		0 = Input logic-low 1 = Input logic-high When DIRx = 1, this bit is read only, writes to this bit are ignored.
DIR4	1	When AMEx = 0: GPIOx direction. 0 = General purpose output (GPO) 1 = General purpose input (GPI) When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high. When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low. 0 = Active-low 1 = Active-high
PPDRV4	0	When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.

#### CNFG\_GPIO5 (0x75)

BIT	7		6	5 4		4	3	2	1	0
Field	DE	BNC	5[1:0]	REF	E_	IRQ[1:0]	DO5	DI5	DIR5	PPDRV5
Reset		0b	0		0	b0	0b0	0b0	0b0	0b0
Access Type	W	rite,	Read	W	Write, Read     Write, Read     Write, Read     Write, Read					Write, Read
BITFIEI	LD		BITS				DE	SCRIPTION		
DBNC5			7:6	D M D ris 01 01 01 01	When set for GPO (DIRx = 0): DBNCx are don't care when GPO. When set for GPI (DIRx = 1): Debounce configuration. GPIx has the following debounce times for both rising and falling edges. 0b00 = No debounce 0b01 = 8ms 0b10 = 16ms 0b11 = 32ms					
REFE_IRQ			5:4	R R 01 01 01 01	When set for GPO (DIRx = 0):         REFE_IRQx are don't care when GPO.         When set for GPI (DIRx = 1):         Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx.         0b00 = Mask interrupt         0b01 = Falling edge interrupt         0b10 = Rising edge interrupt         0b11 = Falling and rising edge interrupt					e interrupt
DO5			3		When set for GPO (DIRx = 0):         GPO output drive level is programmed with DOx.					

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		0 = Logic low 1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)
		<ul> <li>When set for GPI (DIRx = 1):</li> <li>0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up.</li> <li>1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down.</li> <li>See the <i>GPIO Programming Matrix</i> section for more information.</li> </ul>
		When set for GPO (DIRx = 0): DIx is a don't care when GPO.
DI5	2	When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx. 0 = Input logic-low 1 = Input logic-high When DIRx = 1, this bit is read only, writes to this bit are ignored.
		When AMEx = 0: GPIOx direction. 0 = General purpose output (GPO) 1 = General purpose input (GPI)
DIR5	1	When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high. When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low. 0 = Active-low 1 = Active-high
PPDRV5	0	When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull
		When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.

#### CNFG\_GPIO6 (0x76)

BIT	7	6	5	4	3	2	1	0
Field	DB	NC6[1:0]	REFE_I	IRQ[1:0]	DO6	DI6	DIR6	PPDRV6
Reset		0b0	01	o0	0b0	0b0	0b0	0b0
Access Type	Wri	te, Read	Write,				Write, Read	
BITFIE	LD	BITS			DE	SCRIPTION		
DBNC6		7:6	DBN0 Wher Debo rising 0b00 0b01 0b10	n set for GPO (I Cx are don't can n set for GPI (D unce configura and falling edg = No debounce = 8ms = 16ms = 32ms	re when GPO. IRx = 1): tion. GPIx has ges.	the following d	ebounce times	for both

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		When set for GPO (DIRx = 0): REFE_IRQx are don't care when GPO.
REFE_IRQ	5:4	When set for GPI (DIRx = 1): Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx. 0b00 = Mask interrupt 0b01 = Falling edge interrupt 0b10 = Rising edge interrupt 0b11 = Falling and rising edge interrupt
		When set for GPO (DIRx = 0): GPO output drive level is programmed with DOx.
DO6	3	0 = Logic low 1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)
		When set for GPI (DIRx = 1): 0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up. 1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down. See the <i>GPIO Programming Matrix</i> section for more information.
		When set for GPO (DIRx = 0): DIx is a don't care when GPO.
DI6	2	When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx. 0 = Input logic-low 1 = Input logic-high When DIRx = 1, this bit is read only, writes to this bit are ignored.
		When AMEx = 0: GPIOx direction. 0 = General purpose output (GPO) 1 = General purpose input (GPI)
DIR6	1	When AMEx = 1: When GPI01/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high. When GPI00/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low. 0 = Active-low 1 = Active-high
PPDRV6	0	When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull
		When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.

#### <u>CNFG\_GPIO7 (0x77)</u>

BIT	7	6	5	4	3	2	1	0
Field	DBNC	27[1:0]	REFE_IRQ[1:0]		DO7	DI7	DIR7	PPDRV7
Reset	01	00	Ot	0b0		0b0	0b0	0b0
Access Type	Write,	Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
DBNC7	7:6	When set for GPO (DIRx = 0): DBNCx are don't care when GPO. When set for GPI (DIRx = 1): Debounce configuration. GPIx has the following debounce times for both rising and falling edges. 0b00 = No debounce 0b01 = 8ms 0b10 = 16ms 0b11 = 32ms
REFE_IRQ	5:4	When set for GPO (DIRx = 0):         REFE_IRQx are don't care when GPO.         When set for GPI (DIRx = 1):         Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx.         0b00 = Mask interrupt         0b01 = Falling edge interrupt         0b10 = Rising edge interrupt         0b11 = Falling and rising edge interrupt
DO7	3	When set for GPO (DIRx = 0): GPO output drive level is programmed with DOx. 0 = Logic low 1 = Logic high (DRVx = 1) and open-drain (DRVx = 0) When set for GPI (DIRx = 1): 0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up. 1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down. See the GPIO Programming Matrix section for more information.
DI7	2	<ul> <li>When set for GPO (DIRx = 0): DIx is a don't care when GPO.</li> <li>When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx.</li> <li>0 = Input logic-low</li> <li>1 = Input logic-high</li> <li>When DIRx = 1, this bit is read only, writes to this bit are ignored.</li> </ul>
DIR7	1	<ul> <li>When AMEx = 0: GPIOx direction.</li> <li>0 = General purpose output (GPO)</li> <li>1 = General purpose input (GPI)</li> <li>When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high.</li> <li>When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively)</li> <li>determines if the signal is active high or active low.</li> <li>0 = Active-low</li> <li>1 = Active-high</li> </ul>
PPDRV7	0	When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull When set for GPI (DIRx = 1):

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		PPDRVx is a don't care when GPI.

#### **PUE\_GPIO (0x78)**

BIT	7	6	5	;	4	3	2	1	0
Field	PUE7	PUE6	PU	E5	PUE4	PUE3	PUE2	PUE1	PUE0
Reset	0b0	0b0	0b	0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIE	LD	BITS				DE	SCRIPTION		
PUE7		7		<ul> <li>GPOIx Pullup Enable</li> <li>0 = Pullup disabled</li> <li>1 = Pullup enabled</li> <li>See the <i>GPIO Programming Matrix</i> section for more information.</li> <li>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</li> </ul>					
PUE6		6		0 = P 1 = P See t	Ix Pullup Enabl ullup disabled ullup enabled he <i>GPIO Progr</i> ecommended th 7 when it opera	amming Matrix	le the pullup a		
PUE5		5		0 = P 1 = P See t	Ix Pullup Enable ullup disabled ullup enabled he <i>GPIO Progr</i> ecommended th 7 when it opera	amming Matrix	le the pullup a		
PUE4		4		GPI07 when it operates in alternate mode.         GPOIx Pullup Enable         0 = Pullup disabled         1 = Pullup enabled         See the GPIO Programming Matrix section for more information.         It is recommended that users disable the pullup and pulldown resistors for GPI07 when it operates in alternate mode.					
PUE3		3		<ul> <li>GPOIx Pullup Enable</li> <li>0 = Pullup disabled</li> <li>1 = Pullup enabled</li> <li>See the <i>GPIO Programming Matrix</i> section for more information.</li> <li>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</li> </ul>					
PUE2		2			lx Pullup Enabl	е			

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		1 = Pullup enabled
		See the GPIO Programming Matrix section for more information.
		It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.
		GPOIx Pullup Enable 0 = Pullup disabled 1 = Pullup enabled
PUE1	1	See the GPIO Programming Matrix section for more information.
		It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.
		GPOIx Pullup Enable 0 = Pullup disabled 1 = Pullup enabled
PUE0	0	See the GPIO Programming Matrix section for more information.
		It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.

#### PDE\_GPIO (0x79)

BIT	7	6	5	4	3	2	1	0		
Field	PDE7	PDE6	PDE5	PDE4	PDE3	PDE2	PDE1	PDE0		
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0		
Access Type	Write, Read	Write, Read	Write, Rea	d Write, Read	Write, Read	Write, Read	Write, Read	Write, Read		
BITFIE	LD	BITS			DE	SCRIPTION				
PDE7		7	0 = 1 = Se It i GF	<ul> <li>GPOIx Pulldown Enable</li> <li>0 = Pulldown disabled</li> <li>1 = Pulldown enabled</li> <li>See the <i>GPIO Programming Matrix</i> section for more information.</li> <li>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</li> <li>GPOIx Pulldown Enable</li> </ul>						
PDE6		6	0 = 1 = Se	<ul> <li>0 = Pulldown disabled</li> <li>1 = Pulldown enabled</li> <li>See the <i>GPIO Programming Matrix</i> section for more information.</li> <li>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</li> </ul>						
PDE5 5		0 = 1 =	GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled See the <i>GPIO Programming Matrix</i> section for more information.							

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
		It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.
		GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled
PDE4	4	See the GPIO Programming Matrix section for more information.
		It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.
		GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled
PDE3	3	See the GPIO Programming Matrix section for more information.
		It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.
		GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled
PDE2	2	See the GPIO Programming Matrix section for more information.
		It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.
		GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled
PDE1	1	See the GPIO Programming Matrix section for more information.
		It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.
		GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled
PDE0	0	See the GPIO Programming Matrix section for more information.
		It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.

#### AME\_GPIO (0x7A)

BIT	7	6	5		4	3	2	1	0
Field	AME7	AME6	AM	E5	AME4	AME3	AME2	AME1	AME0
Reset	0bx	0bx	0b	х	0bx	0bx	0bx	0bx	0bx
Access Type	Write, Read	Write, Read	Write,	Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIE	LD	BITS				DE	SCRIPTION		
AME7		7	Alterna		Iternate Mode Enable for GPIO7.				

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION				
		<ul><li>0 = Standard GPI or GPO as programmed by DIR1.</li><li>1 = Flexible power sequencer active-high Output.</li></ul>				
AME6	6	Alternate Mode Enable for GPIO6. 0 = Standard GPI or GPO as programmed by DIR4. 1 = 32kHz output (32k_OUT1)				
AME5	5	Alternate Mode Enable for GPIO5. 0 = Standard GPI or GPO as programmed by DIR4. 1 = 32kHz output (32k_OUT1)				
AME4	4	Alternate Mode Enable for GPIO4. 0 = Standard GPI or GPO as programmed by DIR4. 1 = 32kHz output (32k_OUT1)				
AME3	3	Alternate Mode Enable for GPIO3. 0 = Standard GPI or GPO as programmed by DIR4. 1 = ACOK input				
AME2	2	Alternate Mode Enable for GPIO2. 0 = Standard GPI or GPO as programmed by DIR1. 1 = Flexible power sequencer active-high output.				
AME1	1	Alternate Mode Enable for GPIO1. 0 = Standard GPI or GPO as programmed by DIR1. 1 = Flexible power sequencer active-high output.				
AME0	0	Alternate Mode Enable for GPIO0. 0 = Standard GPI or GPO as programmed by DIR1. 1 = Flexible power sequencer active-high output.				

#### <u>CID0 (0xB0)</u>

BIT	7	6	5	4	3	2	1	0		
Field		SR[7:0]								
Reset		Obxxxxxx								
Access Type	Write, Read									
BITFIEL	D	BITS		DESCRIPTION						
SR		7:0	SR[2	SR[23:16] + SR[15:8] + SR[7:0] form a 24-bit serial number.						

#### CID1 (0xB1)

BIT	7	6	5	4	3	2	1	0	
Field		SR[15:8]							
Reset		Obxxxxxxx							
Access Type		Write, Read							
BITFIE	LD	BITS		DESCRIPTION					
SR		7:0	SR[2	SR[23:16] + SR[15:8] + SR[7:0] form a 24-bit serial number.					

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

#### CID2 (0xB2)

BIT	7	6	5	4	3	2	1	0	
Field		SR[23:16]							
Reset		Obxxxxxx							
Access Type		Write, Read							
BITFIE	LD	BITS		DESCRIPTION					
SR		7:0	SR[2	SR[23:16] + SR[15:8] + SR[7:0] form a 24-bit serial number.					

#### <u>CID3 (0xB3)</u>

BIT	7	6	5	4	3	2	1	0	
Field		DIDN	<b>/</b> [3:0]	•	DIDO[3:0]				
Reset		0by	уууу			0b0xxx			
Access Type		Write,	Read		Write, Read				
BITFIELD BITS					DI	ESCRIPTION			
DIDM		7:4	4'b00	4'b0000 = Initial metal mask (device version 1) 4'b0001 = First metal revision (device version 2) 4'b0010 and above are reserved for future revisions.					
DIDO		3:0	0x1 = 0x2 =	0x0 = Preproduction device 0x1 = Production device 0x2 = Experimental device 0x3 and above are reserved for future uses.					

#### <u>CID4 (0xB4)</u>

BIT	7	6	5	4	3	2	1	0	
Field		DRV[7:0]							
Reset		Obxxxxxxx							
Access Type		Write, Read							
BITFIEI	LD	BITS		DESCRIPTION					
DRV		7:0	7:0 These bits track the OTP configuration for each part.						

#### CNFG\_BBC (0x80)

BIT	7	6	5	4	3	2	1	0		
Field	BBCRS[1:0]		BBCLOWII N	BBC	BBCVS[1:0]		BBCCS[1:0]			
Reset	Ob	0b01		Ot	000	Ot	000	0b0		
Access Type	Write Read		Write, Rea	d Write	Write, Read		Write, Read			
BITFIEL	D	BITS		DESCRIPTION						
BBCRS		7:6	0x0 0x0	0 = 0.1kΩ 1 = 1kΩ 2 = 3kΩ 3 = 6kΩ						

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION			
BBCLOWIEN	5	0 = Enable 1 = Disable			
BBCVS	4:3	0x00 = 2.5V 0x01 = 3.0V 0x02 = 3.3V 0x03 = 3.5V			
BBCCS	2:1	BBCLOWIEN = 0 0x00 = 50µA 0x01 = 50µA 0x02 = 50µA 0x03 = 100µA BBCLOWIEN = 1 0x00 = 200µA 0x01 = 600µA 0x10 = 800µA 0x11 = 400µA			
BBCEN	0	0 = Backup battery charger off 1 = Backup battery charger on			

#### I2C\_CTRL1 (0xC0)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	PAIR	RSVD	RSVD	WD_EN	HS_EXT
Reset	0b0							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION		
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.		
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.		
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.		
PAIR	4	<ul> <li>0 = Pair address mode is disabled and sequential mode is used for multiple register write protocol.</li> <li>1 = Pair address mode is enabled for multiple register write protocol.</li> </ul>		
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.		
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.		
WD_EN	1	0 = Watchdog function is disabled (I <sup>2</sup> C Rev 4.0 compliant) 1 = Watchdog function is enabled (SMBus compatible)		
HS_EXT	0	0 = HS-mode extension is disabled (I <sup>2</sup> C Rev 4.0 compliant) 1 = HS-mode extension is enabled. HS-mode is enabled without HS-mode entrace code and keeps HS-mode during and after STOP condition.		

#### <u>I2C\_CTRL2 (0xC1)</u>


BIT	7	6	5	4	3	2	1	0
Field	RSVD	I2CWP						
Reset	0b0							
Access Type	Write, Read							

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION	
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	1	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
I2CWP	0	<ul> <li>0 = Disable write protect for all registers in the PMIC. Writes to any register through the I<sup>2</sup>C write protocol results in the data value being written to the register.</li> <li>1 = Enable write protect for all registers in the PMIC. Writes to any register through the I<sup>2</sup>C write protocol does NOT result in the data value being written to the register.</li> <li>The STOP condition at the end of an I<sup>2</sup>C transaction resets this bit back to its default value.</li> </ul>	

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### **Typical Application Circuit**



### **Ordering Information**

PART NUMBER	TEMP. RANGE	PIN-PACKAGE
MAX77714EWC+T	-40°C to +85°C	70-Bump, 0.4mm Pitch, WLP, 4.1mm x 3.25mm x 0.7mm

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

### Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### **Revision History**

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	4/18	Initial release	—

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.