

General Description

The MAX9312/MAX9314 are low skew, dual 1-to-5 differential drivers designed for clock and data distribution. These devices accept two inputs. Each input is reproduced at five differential outputs. The differential inputs can be adapted to accept single-ended inputs by connecting the on-chip V_{BB} supply to one input as a reference voltage.

The MAX9312/MAX9314 feature low part-to-part skew (30ps) and output-to-output skew (12ps), making them ideal for clock and data distribution across a backplane or a board. For interfacing to differential HSTL and LVPECL signals, these devices operate over a +2.25V to +3.8V supply range, allowing high-performance clock or data distribution in systems with a nominal +2.5V or +3.3V supply. For differential LVECL operation, these devices operate from a -2.25V to -3.8V supply.

The MAX9312 features an on-chip VBB reference output of 1.425V below the positive supply voltage. The MAX9314 offers an on-chip VBB reference output of 1.32V below the positive supply voltage.

Both devices are offered in an industry-standard 32-pin 7mm x 7mm LQFP package. In addition, the MAX9312 is offered in a space-saving 32-pin 5mm x 5mm TQFN package.

Applications

Precision Clock Distribution Low-Jitter Data Repeater

www.DataSheet4U.com

Features


- ♦ +2.25V to +3.8V Differential HSTL/LVPECL Operation
- ♦ -2.25V to -3.8V Differential LVECL Operation
- ♦ 30ps (typ) Part-to-Part Skew
- ♦ 12ps (typ) Output-to-Output Skew
- ♦ 312ps (typ) Propagation Delay
- ♦ ≥ 300mV Differential Output at 3GHz
- **♦** On-Chip Reference for Single-Ended Inputs
- ♦ Output Low with Open Input
- ♦ Pin Compatible with MC100LVEP210 (MAX9312) and MC100EP210 (MAX9314)
- ♦ Offered in Tiny QFN* Package (70% Smaller Footprint than LQFP)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9312ECJ+	-40°C to +85°C	32 LQFP
MAX9312ETJ+	-40°C to +85°C	32 TQFN-EP*
MAX9314ECJ	-40°C to +85°C	32 LQFP

^{*}Exposed pad.

Functional Diagram



Pin Configuration appears at end of data sheet.

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

ABSOLUTE MAXIMUM RATINGS

VCC - VEE
Inputs (CLK_, CLK_)VEE - 0.3V to VCC + 0.3V
CLK_ to CLK±3.0V
Continuous Output Current50mA
Surge Output Current
VBB Sink/Source Current±0.65mA
Continuous Power Dissipation ($T_A = +70$ °C)
32-Pin LQFP (derate 20.7mW/°C above +70°C) 1652.9mW
32-Pin TQFN (derate 34.5mW/°C above +70°C)2758.6mW
Junction-to-Case Thermal Resistance (T _{JC}) (Note A)
32-Pin LQFP12°C/W
32-Pin TQFN2°C/W

Junction-to-Ambient Thermal Resistance	(0, 1, (
32-Pin LQFP	
32-Pin TQFN	·
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
ESD Protection	
Human Body Model (CLK_, CLK_, Q_, C	Q_)2kV
Soldering Temperature (10s)	+300°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(V_{CC} - V_{EE} = ± 2.25 V to ± 3.8 V, outputs loaded with $50\Omega \pm 1\%$ to V_{CC} - 2V.) (Notes 2–5)

	PARAMETER SYMBO		L CONDITIONS -		-40	°C	+25°C		+85	UNITS																
					MIN	MAX	MIN	MAX	MIN	MAX	UNITS															
	INPUTS (CLK_,	CLK_)																								
	Single-Ended	V	V _{BB} connected to CLK_	MAX9312	V _{CC} - 1.23	Vcc	V _{CC} - 1.23	Vcc	V _{CC} - 1.23	Vcc	v															
www.Da	Input High Voltage	V _{IH}	(V _{IL} for V _{BB} connected to CLK_)	MAX9314	V _{CC} - 1.165	VCC	V _{CC} - 1.165	VCC	V _{CC} - 1.165	VCC	V															
	Single-Ended	V	V _{BB} connected to CLK_	MAX9312	VEE	V _{CC} - 1.62	V _{EE}	V _{CC} - 1.62	V _{EE}	V _{CC} - 1.62	V															
	Input Low Voltage	V _{IL}	VIL	VIL	VIL	VIL	VIL	VIL	VIL	VIL	VIL	VIL	VIL	VIL	VIL	VIL	VIL	(V _{IL} for V _{BB} connected to CLK_)	MAX9314	VEE	V _{CC} - 1.475	VEE	V _{CC} - 1.475	V _{EE}	V _{CC} - 1.475	V
	High Voltage of Differential Input	V _{IHD}			V _{EE} + 1.2	V _C C	V _{EE} + 1.2	V _C C	V _{EE} + 1.2	V _C C	V															
	Low Voltage of Differential Input	V _{ILD}			VEE	V _{CC} - 0.095	VEE	V _{CC} - 0.095	VEE	V _{CC} - 0.095	V															
	Differential Input Voltage	V _{IHD} -	For V _{CC} - V _E	EE < 3.0V	0.095	V _{CC} -	0.095	V _{CC} -	0.095	V _{CC} -	V															
	voitage	VILD	For V _{CC} - V _E	EE ≥ 3.0V	0.095	3.0	0.095	3.0	0.095	3.0																
	Input High Current	lін				150		150		150	μΑ															
	CLK_ Input Low Current	lilclk			-10	+10	-10	+10	-10	+10	μΑ															

DC ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} - V_{EE} = +2.25V to +3.8V, outputs loaded with 50Ω ±1% to V_{CC} - 2V.) (Notes 2–5)

PARAMETER	CVMDOL	BOL CONDITIONS		-40	°С	+25	°C	+85	шито		
PARAMETER	SYMBOL			MIN	MAX	MIN	MAX	MIN	MAX	UNITS	
CLK_ Input Low Current	IILCLK			-150		-150		-150		μΑ	
OUTPUTS (Q,	<u>Q</u>)										
Single-Ended Output High Voltage	V _{OH}	Figure 1		V _{CC} - 1.025	V _{CC} - 0.900	V _{CC} - 1.025	V _{CC} - 0.900	V _{CC} - 1.025	V _C C - 0.900	V	
Single-Ended Output Low Voltage	V _{OL}	Figure 1		V _{CC} - -1.930	V _{CC} - 1.695	V _{CC} - -1.930	V _{CC} - 1.695	V _{CC} - -1.930	V _{CC} - 1.695	V	
Differential Output Voltage	V _{OH} - V _{OL}	Figure 1		670	950	670	950	670	950	mV	
REFERENCE (V	вв)										
Reference		I _{BB} =	MAX9312	V _{CC} - 1.525	V _{CC} - 1.325	V _{CC} - 1.525	V _{CC} - 1.325	V _{CC} - 1.525	V _{CC} - 1.325		
Voltage Output (Note 6)	VBB	V _{BB} ±0	±0.5mA	MAX9314	V _{CC} - 1.38	V _{CC} - 1.26	V _{CC} - 1.38	V _{CC} - 1.26	V _{CC} - 1.38	V _{CC} - 1.26	V
POWER SUPPL	Υ		•								
Supply Current (Note 7)	I _{EE}				75		82		95	mA	

www.DataSheet4U.com

AC ELECTRICAL CHARACTERISTICS


 $(V_{CC} - V_{EE} = +2.25V \text{ to } +3.8V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, \text{ input frequency} = 1.5GHz, \text{ input transition time} = 125ps (20\% \text{ to } 80\%), V_{IHD} = V_{EE} + 1.2V \text{ to } V_{CC}, V_{ILD} = V_{EE} \text{ to } V_{CC} - 0.15V, V_{IHD} - V_{ILD} = 0.15V \text{ to the smaller of } 3V \text{ or } V_{CC} - V_{EE}, \text{ unless otherwise noted}.$ Typical values are at $V_{CC} - V_{EE} = 3.3V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V.)$ (Note 8)


DADAMETED	SYMBOL	CONDITIONS		-40°C		+25°C			+85°C			UNITS
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Differential Input- to-Output Delay	tpLHD, tpHLD	Figure 2	220	321	380	220	312	410	260	322	400	ps
Output-to-Output Skew (Note 9)	tskoo			12	46		12	46		10	35	ps
Part-to-Part Skew (Note 10)	tskpp			30	160		30	190		30	140	ps
Added Random	t _{RJ}	f _{IN} = 1.5GHz clock pattern		1.2	2.5		1.2	2.5		1.2	2.5	ps
Jitter (Note 11)	rHJ	f _{IN} = 3.0GHz clock pattern		1.2	2.6		1.2	2.6		1.2	2.6	(RMS)
Added Deterministic Jitter (Note 11)	tDJ	3Gbps, 2 ²³ -1 PRBS pattern		80	95		80	95		80	95	ps (pk-pk)
Switching Frequency	f	V _{OH} - V _{OL} ≥ 300mV, clock pattern, Figure 2		3.0			3.0			3.0		GHz
	fMAX	V _{OH} - V _{OL} ≥ 500mV, clock pattern, Figure 2	1.5			1.5			1.5			GΠZ
Output Rise/Fall Time (20% to 80%)	t _R , t _F	Figure 2	100	112	140	100	116	140	100	121	140	ps


- Note 2: Measurements are made with the device in thermal equilibrium.
- www.Danote 3:40 upont into a pin is defined as positive. Current out of a pin is defined as negative.
 - Note 4: Single-ended input operation using V_{BB} is limited to V_{CC} V_{EE} = 3.0V to 3.8V for the MAX9312 and V_{CC} V_{EE} = 2.7V to 3.8V for the MAX9314.
 - Note 5: DC parameters production tested at T_A = +25°C. Guaranteed by design and characterization over the full operating temperature range.
 - Note 6: Use VBB only for inputs that are on the same device as the VBB reference.
 - Note 7: All pins open except V_{CC} and V_{EE} .
 - Note 8: Guaranteed by design and characterization limits are set at ±6 sigma.
 - Note 9: Measured between outputs on the same part at the signal crossing points for a same-edge transition.
 - **Note 10:** Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge transition.
 - Note 11: Device jitter added to the input signal.


Typical Operating Characteristics


 $(V_{CC} = +3.3V, V_{EE} = 0, V_{IHD} = V_{CC} - 0.95V, V_{ILD} = V_{CL} - 1.25V,$ input transition time = 125ps (20% to 80%), f_{IN} = 1.5GHz, outputs loaded with 50 Ω to V_{CC} - 2V, T_A = +25°C, unless otherwise noted.)











Pin Description

PIN	NAME	FUNCTION
1, 9, 16, 25, 32	Vcc	Positive Supply Voltage. Bypass from V_{CC} to V_{EE} with $0.1\mu F$ and $0.01\mu F$ ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device.
2	N.C.	No Connection. Internally not connected.
3	CLKA	Noninverting Differential Clock Input A
4	CLKA	Inverting Differential Clock Input A
5	V _{BB}	Reference Output Voltage. Connect to the inverting or noninverting clock input to provide a reference for single-ended operation. When used, bypass to V_{CC} with a $0.01\mu F$ ceramic capacitor.
6	CLKB	Noninverting Differential Clock Input B
7	CLKB	Inverting Differential Clock Input B
8	VEE	Negative Supply Voltage
10	QB4	Inverting QB4 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
11	QB4	Noninverting QB4 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
12	QB3	Inverting QB3 Output. Typically terminate with 50Ω resistor to V _{CC} - 2V.
13	QB3	Noninverting QB3 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
14	QB2	Inverting QB2 Output. Typically terminate with 50Ω resistor to V _{CC} - 2V.
15	QB2	Noninverting QB2 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
17	QB1	Inverting QB1 Output. Typically terminate with 50Ω resistor to V _{CC} - 2V.
18	QB1	Noninverting QB1 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
19	QB0	Inverting QB0 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
20	QB0	Noninverting QB0 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
21	QA4	Inverting QA4 Output. Typically terminate with 50Ω resistor to V _{CC} - 2V.
ataSheet4U.com 22	QA4	Noninverting QA4 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
23	QA3	Inverting QA3 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
24	QA3	Noninverting QA3 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
26	QA2	Inverting QA2 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
27	QA2	Noninverting QA2 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
28	QA1	Inverting QA1 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
29	QA1	Noninverting QA1 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
30	QA0	Inverting QA0 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
31	QA0	Noninverting QA0 Output. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
_	EP	Exposed Pad (TQFN package only). Internally connected to V _{EE} . Connect EP to the V _{EE} pad on the PCB.

www.Da

Detailed Description

The MAX9312/MAX9314 are low-skew, dual 1-to-5 differential drivers designed for clock and data distribution.

For interfacing to differential HSTL and LVPECL signals, these devices operate over a +2.25V to +3.8V supply range, allowing high-performance clock or data distribution in systems with a nominal +2.5V or +3.3V supply. For differential LVECL operation, these devices operate from a -2.25V to -3.8V supply.

The differential inputs can be configured to accept single-ended inputs when operating at approximately V_{CC} - V_{EE} = 3.0V to 3.8V for the MAX9312 or V_{CC} - V_{EE} = 2.7V to 3.8V for the MAX9314. This is accomplished by connecting the on-chip reference voltage, V_{BB}, to an input as a reference. For example, the differential CLKA, $\overline{\text{CLKA}}$ input is converted to a noninverting, single-ended input by connecting V_{BB} to $\overline{\text{CLKA}}$ and connecting the single-ended input to CLKA. Similarly, an inverting input is obtained by connecting V_{BB} to CLKA and connecting the single-ended input to $\overline{\text{CLKA}}$. With a differential input configured as single ended (using V_{BB}), the single-ended input can be driven to V_{CC} and V_{EE} or with a single-ended LVPECL/LVECL signal.

When a differential input is configured as a single-ended input (using VBB), the approximate supply range is VCC - VEE = 3.0V to 3.8V for the MAX9312 and VCC - VEE = 2.7V to 3.8V for the MAX9314. This is because one of the inputs must be VEE + 1.2V or higher for proper operation of the input stage. VBB must be at least VEE + 1.2V because it becomes the high-level input when the other www.Da(single-ended) input swings below it. Therefore, minimum VBB = VEE + 1.2V.

The minimum V_{BB} output for the MAX9312 is V_{CC} - 1.525V and the minimum V_{BB} output for the MAX9314 is V_{CC} - 1.38V. Substituting the minimum V_{BB} output for each device into V_{BB} = V_{EE} + 1.2V results in a minimum supply of 2.725V for the MAX9312 and 2.58V for the MAX9314. Rounding up to standard supplies gives the single-ended operating supply ranges of V_{CC} - V_{EE} = 3.0V to 3.8V for the MAX9312 and V_{CC} - V_{EE} = 2.7V to 3.8V for the MAX9314.

When using the V_{BB} reference output, bypass it with a 0.01 μ F ceramic capacitor to V_{CC} . If the V_{BB} reference is not used, it can be left open. The V_{BB} reference can source or sink 0.5mA, which is sufficient to drive two inputs. Use V_{BB} only for inputs that are on the same device as the V_{BB} reference.

The maximum magnitude of the differential input from CLK_ to CLK_ is 3.0V or VCC - VEE, whichever is less.

This limit also applies to the difference between any reference voltage input and a single-ended input.

The differential inputs have bias resistors that drive the outputs to a differential low when the inputs are open. The inverting inputs (CLKA and CLKB) are biased with a $75k\Omega$ pullup to VCC and a $75k\Omega$ pulldown to VEE. The noninverting inputs (CLKA and CLKB) are biased with a $75k\Omega$ pulldown to VEE.

Specifications for the high and low voltages of a differential input (V_{IHD} and V_{ILD}) and the differential input voltage (V_{IHD} - V_{ILD}) apply simultaneously (V_{ILD} cannot be higher than V_{IHD}).

Output levels are referenced to V_{CC} and are considered LVPECL or LVECL, depending on the level of the V_{CC} supply. With V_{CC} connected to a positive supply and V_{EE} connected to GND, the outputs are LVPECL. The outputs are LVECL when V_{CC} is connected to GND and V_{EE} is connected to a negative supply.

A single-ended input of at least VBB ±95mV or a differential input of at least 95mV switches the outputs to the VOH and VOL levels specified in the *DC Electrical Characteristics* table.

Applications Information

Supply Bypassing

Bypass V_{CC} to V_{EE} with high-frequency surface-mount ceramic $0.1\mu\text{F}$ and $0.01\mu\text{F}$ capacitors in parallel as close to the device as possible, with the $0.01\mu\text{F}$ value capacitor closest to the device. Use multiple parallel vias for low inductance. When using the V_{BB} reference output, bypass it with a $0.01\mu\text{F}$ ceramic capacitor to V_{CC} (if the V_{BB} reference is not used, it can be left open).

Traces

Input and output trace characteristics affect the performance of the MAX9312/MAX9314.

Connect each signal of a differential input or output to a 50Ω characteristic impedance trace. Minimize the number of vias to prevent impedance discontinuities. Reduce reflections by maintaining the 50Ω characteristic impedance through connectors and across cables. Reduce skew within a differential pair by matching the electrical length of the traces.

Output Termination

Terminate outputs through 50Ω to V_{CC} - 2V or use an equivalent Thevenin termination. When a single-ended signal is taken from a differential output, terminate both outputs. For example, if QA0 is used as a single-ended output, terminate both QA0 and $\overline{\rm QA0}$.




Figure 1. Switching with Single-Ended Input




Figure 2. Differential Transition Time and Propagation Delay Timing Diagram

Pin Configuration

Chip Information

www.Da TOP VIEW V_{CC} QAO QAO QA1 QA1 QA2 QA2 V_{CC} 30 28 24 QA3 V_{CC} 1 23 QA3 N.C. 2 CLKA 3 22 QA4 CLKA 4 21 QA4 MAX9312 20 QB0 V_{BB} 5 MAX9314 19 QB0 CLKB 6 CLKB 7 18 QB1 17 QB1 V_{EE} 8 12 14 15 V_{CC} $\overline{\text{QB4}}$ QB4 $\overline{\text{QB3}}$ QB3 $\overline{\text{QB2}}$ QB2 $\overline{\text{V}_{\text{CC}}}$ LQFP OR TDFN

PROCESS: BIPOLAR

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
32 LQFP	C32-1	<u>21-0054</u>
12 TQFN-EP	T3255+4	<u>21-0140</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
2	4/09	Added lead-free TQFN package for MAX9312, deleted future product packages for MAX9314, and updated <i>Pin Description</i>	1, 6

www.DataSheet4U.com

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.