

### **General Description**

The MAX9971/MAX9972 four-channel, ultra-low-power, pin-electronics ICs include, for each channel, a threelevel pin driver, a window comparator, a passive load, and force-and-sense Kelvin-switched parametric measurement unit (PMU) connections. The driver features a -2.2V to +5.2V voltage range, includes high-impedance and active-termination (3rd-level drive) modes, and is highly linear even at low voltage swings. The window comparator features 500MHz equivalent input bandwidth and programmable output voltage levels. The passive load provides pullup and pulldown voltages to the device-under-test (DUT).

Two grade versions are available, A grade and B grade. The A-grade version provides tight gain and offset matching for the driver and comparator, allowing reference levels to be shared across multiple channels. It also provides tighter tolerance of the load resistance values. The B-grade version is for system designs that incorporate independent reference levels for each channel.

Low-leakage, high-impedance, and terminate controls are operational configurations that are programmed through a 3-wire, low-voltage, CMOS-compatible serial interface. High-speed PMU switching is realized through dedicated digital control inputs.

These devices are available in an 80-pin. 12mm x 12mm body, 1.0mm pitch TQFP with an exposed 6mm x 6mm die pad on the bottom of the package (MAX9972), and the top of the package (MAX9971), for efficient heat removal. The MAX9971/MAX9972 are specified to operate over the 0°C to +70°C commercial temperature range, and feature a die temperature monitor output.

### **Applications**

NAND Flash Testers

**DRAM Probe Testers** 

Low-Cost Mixed-Signal/System-on-Chip (SOC)

Active Burn-In Systems

Structural Testers

### **Features**

- ♦ Small Footprint—Four Channels in 0.3in<sup>2</sup>
- ♦ Low-Power Dissipation: 325mW/Channel Typical
- ♦ High Speed: 300Mbps at 3V<sub>P-P</sub>
- ♦ -2.2V to +5.2V Operating Range
- **♦** Active Termination (3rd-Level Drive)
- **♦ Integrated PMU Switches**
- ♦ Passive Load
- ♦ Low-Leak Mode: 20nA max
- ♦ Low Gain and Offset Error
- **♦ Lead-Free Package Available**

Pin Configurations appear at end of data sheet.

## **Ordering Information and Selector Guide**

PART	ACCURACY GRADE	PIN-PACKAGE	PKG CODE	HEAT EXTRACTION
MAX9971ACCS*	А	80 TQFP-IDP†	_	Тор
MAX9971BCCS*	В	80 TQFP-IDP†	_	Тор
MAX9972ACCS*	А	80 TQFP-EP††	C80E-4	Bottom
MAX9972BCCS	В	80 TQFP-EP††	C80E-4	Bottom

<sup>\*</sup>Future product—contact factory for availability.

**Note:** All devices are specified over the 0°C to +70°C operating temperature range.

All versions available in both leaded and lead-free packaging. Specify lead-free by adding the "+" symbol at the end of the part number when ordering.

MIXIM

<sup>†</sup>IDP = Inverted die pad.

<sup>&</sup>lt;sup>††</sup>EP = Exposed paddle.

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	0.3V to +9.4V
Vss to GND	6.25V to +0.3V
V <sub>DD</sub> to V <sub>SS</sub>	+15.7V
V <sub>L</sub> to GND	0.3V to +5V
V <sub>DD</sub> to GND	
DHV_, DTV_, DLV_, DATA_, RCV_, LD	OV_,
DUT_ to GND	Vss to VDD
CHV_, CLV_, CMPH_, CMPL_, COMP	
COMPLO to GND	Vss to VDD
FORCE_, SENSE_, PMU_ to GND	
LD, DIN, SCLK, CS to GND	0.3V to +5V

DUT_, CMPH_, CMPL_ Short-Circuit Duratio	nContinuous
DHV_, DLV_, DTV_ to Each Other	Vss to VDD
CHV_, CLV_ to DUT	V <sub>SS</sub> to V <sub>DD</sub>
DOUT to GND	0.3V to +5V
TEMP Short-Circuit Duration	Continuous
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
80-Pin TQFP-EP (derate 35.7mW/°C above	+70°C)2857mW
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +8V, V_{SS} = -5V, V_L = +3V, V_{COMPHI} = +1V, V_{COMPLO} = 0, V_{LDV} = 0, LOAD EN LOW = LOAD EN HIGH = 0, T_J = +75°C.$  All temperature coefficients measured at T\_J = +50°C to +100°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL CONDITIONS		MIN	TYP	MAX	UNITS	
DRIVER (all specifications apply when DUT_ = DHV_, DUT_ = DTV_, or DUT_ = DLV_)							
DC CHARACTERISTICS							
Voltage Range				-2.2		+5.2	V
Gain		Measured at 0 and 3V	A grade	0.995	1	1.005	V/V
Gairi		ivieasureu at 0 anu 3v	B grade	0.95		1.05	V/V
Gain Temperature Coefficient					50		ppm/°C
Offset		$V_{DHV} = 2V$ , $V_{DLV} = 0$ ,	A grade			±7	mV
Oliset		$V_{DTV} = 1V$	B grade			±100	1110
Offset Temperature Coefficient					±250		μV/°C
Power-Supply Rejection Ratio	PSRR	V <sub>DD</sub> , V <sub>SS</sub> independently v range	V <sub>DD</sub> , V <sub>SS</sub> independently varied over full range			18	mV/V
Maximum DC Drive Current	I <sub>DUT</sub> _			±40		±90	mA
DC Output Resistance		$I_{DUT} = \pm 10$ mA (Note 2)		48.5	49.5	50.5	Ω
DC Output Resistance Variation		$I_{DUT}$ = -40mA to +40mA				2.5	Ω
		DHV to DLV and DTV: V <sub>DLV</sub> = V <sub>DTV</sub> = +1.5V, V <sub>DHV</sub> = -2.2V, +5.2V				5	
DC Crosstalk		DLV to DHV and DTV: V <sub>DHV</sub> = V <sub>DTV</sub> = +1.5V, V <sub>DLV</sub> = -2.2V, +5.2V				5	mV
		DTV to DHV and DLV: V <sub>DHV</sub> = V <sub>DLV</sub> = +1.5V, V <sub>DTV</sub> = -2.2V, +5.2V				5	
Linearity France		0 to 3V (Note 3)				±5	mV
Linearity Error		Full range (Note 4)				±15	mV

### **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNITS		
AC CHARACTERISTICS (Note 5)									
Dynamic Output Current		(Note 1)		40			mA		
Drive-Mode Overshoot, Undershoot, and Preshoot		200mV to 4V <sub>P-P</sub> sw	ing (Note 6)		5% +10		mV		
Tayes Mada Caika		V <sub>DHV</sub> = V <sub>DTV</sub> = 1	V, V <sub>DLV</sub> _ = 0		25		ma\/		
Term-Mode Spike		$V_{DLV} = V_{DTV} = 0$	, V <sub>DHV</sub> = 1V		25		- mV		
High-Impedance-Mode Spike		$V_{DLV} = -1.0V, V_{DH}$	<sub>IV_</sub> = 0		25		mV		
1 light-impedance-wode Spike		$V_{DLV} = 0$ , $V_{DHV} =$	= 1V		25		IIIV		
Prop Delay, Data to Output					2		ns		
Prop-Delay Temperature Coefficient					10		ps/°C		
Prop-Delay Match, t <sub>LH</sub> vs. t <sub>HL</sub>					30		ps		
Prop-Delay Skew, Drivers Within Package					150		ps		
Prop-Delay Change vs. Pulse	Relative pulse	Relative to 12.5ns	3V <sub>P-P</sub> , 40MHz, PW = 4ns to 21ns		20				
Width		pulse	1V <sub>P-P</sub> , 40MHz, PW = 2.5ns to 23.5ns		90		ps ps		
Prop-Delay Change vs. Common- Mode Voltage		$1V_{P-P}$ , $V_{DLV} = 0$ to $V_{DLV} = 1V$	3V, relative to delay at		80		ps		
Prop Delay, Data to High Impedance		$V_{DHV}$ = +1.5V, $V_{DLV}$ = -1.5V, both directions			ns				
Prop Delay, Data to Term		V <sub>DHV</sub> = +1.5V, V <sub>D</sub> both directions	LV_ = -1.5V, V <sub>DTV</sub> _ = 0,		1.6		ns		
Minimum Voltage Swing		(Note 7)			25		mV		
		$V_{DHV} = 0.2V, V_{DLV}$	v_ = 0, 20% to 80%		0.7				
		$V_{DHV} = 1V, V_{DLV}$	= 0, 20% to 80%		0.7				
		$V_{DHV} = 3V, V_{DLV}$	= 0, 10% to 90%	1.5	2.0	2.5	1		
Rise/Fall Time		V <sub>DHV</sub> = 4V, V <sub>DLV</sub> = 0, R <sub>L</sub> = 500Ω, 10% to 90%		2.6			ns		
		V <sub>DHV</sub> = 5V, V <sub>DLV</sub> = 0, R <sub>L</sub> = 500Ω, 10% to 90%					3.4		
Rise/Fall-Time Matching		V <sub>DHV</sub> _ = 1V to 5V		V <sub>DHV</sub> _ = 1V to 5V			±5		%
		200mV, $V_{DHV} = 0$ .	2V, V <sub>DLV</sub> = 0	1.8					
Minimum Pulse Width (Note 8)	1V, V <sub>DHV</sub> = 1V, V <sub>DLV</sub> = 0				2.4		ns		
		$3V$ , $V_{DHV} = 3V$ , $V_{D}$	DLV_ = 0	3.3					



## **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
COMPARATOR (Note 9)								
DC CHARACTERISTICS (driver	in high-imped	dance mode)						
Input Voltage Range				-2.2		+5.2	V	
Differential Input Voltage		V <sub>DUT_</sub> - V <sub>CHV_</sub> , V <sub>DUT_</sub> -	V <sub>CLV</sub> _	-7.4		+7.4	V	
Hysteresis		V <sub>CHV</sub> = V <sub>CLV</sub> = 1.5V			8		mV	
1			A grade			±10		
Input Offset Voltage		V <sub>DUT</sub> _ = 1.5V	B grade			±100	mV	
Input Offset Temperature Coefficient					25		μV/°C	
Common-Mode Rejection Ratio	CMRR	V <sub>DUT</sub> = 0 and 3V		60			dB	
		V <sub>DUT</sub> _ = 1.5V				±5		
Linearity Error (Note 10)		V <sub>DUT</sub> _ = -2.2V, +5.2V				±10	mV	
Power-Supply Rejection Ratio	PSRR	V <sub>DUT</sub> = 1.5V, supplies varied over full range	independently			5	mV/V	
AC CHARACTERISTICS (Note 1	1)	•		1				
Facility along the part Dan deviate		Terminated (Note 12)			500		N 41 1-	
Equivalent Input Bandwidth		High impedance (Note		300		MHz		
Propagation Delay					3.9		ns	
Prop-Delay Temperature Coefficient					4		ps/°C	
Prop-Delay Match, tLH to tHL					120		ps	
Prop-Delay Skew, Comparators Within Package		Same edges (LH and H	L)		200		ps	
Prop-Delay Dispersions vs.		0 to 4.9V			20			
Common-Mode Voltage (Note 14)		-1.9V to +4.9V			30		ps	
Prop-Delay Dispersions vs. Overdrive		$V_{CHV} = V_{CLV} = 0.1V \text{ to}$ $V_{DUT} = 1V_{P-P}, t_R = t_F =$ 90% relative to timing at	: 500ps, 10% to		220		ps	
Prop-Delay Dispersions vs. Pulse Width		2ns to 23ns pulse width pulse width	, relative to 12.5ns		±60		ps	
Prop-Delay Dispersions vs. Slew Rate		0.5V/ns to 2V/ns			50		ps	

## **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
LOGIC OUTPUTS							,
Reference Voltages COMPHI and COMPLO		(Note 15)		0		+3.6	V
Output High Voltage Offset		I <sub>OUT</sub> = 0mA, relative to V <sub>COMPHI</sub> = 1V	COMPHI at			±50	mV
Output Low Voltage Offset		I <sub>OUT</sub> = 0mA, relative to V <sub>COMPLO</sub> = 0V	COMPLO at			±50	mV
Output Resistance		ICHV_ = ICLV_ = ±10mA	4	40	50	60	Ω
Current Limit					25		mA
Rise/Fall Time		20% to 80%, $V_{CHV} = 0.000$ load = T-line, $50\Omega$ , > 10			0.7		ns
PASSIVE LOAD	•						
DC CHARACTERISTICS (RDUT_ 2	2 <b>10M</b> Ω)						
LDV_ Voltage Range				-2.2		+5.2	V
Gain				0.99		1.01	V/V
Gain Temperature Coefficient					0.02		%/°C
Offset						±100	mV
Offset Temperature Coefficient					0.02		mV/°C
Power-Supply Rejection Ratio	PSRR				10		mV/V
Output Resistance	$I_{DUT_{-}} = \pm 0.2 \text{mA},$	A grade	7.125	7.5	7.875	kΩ	
Tolerance—High Value		$V_{LDV} = 1.5V$	B grade	4.200	6.0	7.875	_ K22
Output Resistance		$I_{DUT} = \pm 0.1 \text{mA},$	A grade	1.90	2.0	2.10	kΩ
Tolerance—Low Value		$V_{LDV} = 1.5V$	B grade	1.05	1.5	2.10	KS2
Switch Resistance Variation		Relative to 1.5V	0 to 3V		±10		2,
Switch Resistance variation		Helative to 1.5v	Full range		±30		%
Maximum Output Current		V <sub>LDV</sub> _ = -2V, V <sub>DUT</sub> _ = +5V			±4		m ^
(Note 16)		$V_{LDV} = +5V, V_{DUT} =$	-2V		±4		mA
Linearity Error, Full Range		Measured at -2.2V, +1.5V, and +5.2V (Note 16)				±25	mV
AC CHARACTERISTICS		•		•			•
Settling Time, LDV_ to Output		$V_{LDV}$ = -2V to +5V step, $R_{DUT}$ = 100k $\Omega$ (Note 17)			0.5		μs
Output Transient Response		V <sub>LDV</sub> = +1.5V, V <sub>DUT</sub> wave at 1MHz, R <sub>DUT</sub> =			20		ns



## **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PMU SWITCHES (FORCE_, SENS	SE_, PMU_)		•			
Voltage Range			-2.2		+5.2	V
Force Switch Resistance		VFORCE_ = 1.5V, IPMU_ = ±10mA			40	Ω
Face Cuitale Consultance		V <sub>PMU</sub> = 6.2V, V <sub>FORCE</sub> set to make I <sub>FORCE</sub> = 30mA	25			^
Force Switch Compliance		V <sub>PMU</sub> = -3.2V, V <sub>FORCE</sub> set to make I <sub>FORCE</sub> = -30mA	25			mA .
Force Switch Resistance		0 to 3V		±10		0/
Variation (Note 18)		Full range		±30		%
Sense Switch Resistance			700	1000	1300	Ω
Sense Switch Resistance Variation		Relative to 1.3V, full range		±30		%
PMU_ Capacitance		Force-and-sense switches open		5		рF
FORCE_ Capacitance				5		pF
SENSE_ Capacitance				0.2		рF
FORCE_ External Capacitance		Allowable external capacitance		2		nF
SENSE_ External Capacitance		Allowable external capacitance		1		nF
FORCE_ and SENSE_ Switching Speed		Connect or disconnect		10		μs
PMU_ Leakage		FORCE EN_ = SENSE EN_ = 0, VFORCE_ = VSENSE_ = -2.2V to +5.2V		±0.5	±5	nA
TOTAL FUNCTION						I.
DUT_						
Leakage, High-Impedance Mode		Load switches open,  VDUT_ = +5.2V,  VCLV_ = VCHV_ = -2.2V,  VDUT_ = -2.2V,  VCLV_ = VCHV_ = +5.2V, full range			2	μΑ
Leakage, Low-Leakage Mode		Full range		±1	±20	nA
Low-Leakage Recovery Time		(Note 19)		10		μs
Combined Compaitons		Term mode		2		F
Combined Capacitance		High-impedance mode		5		pF
Load Resistance		(Note 20)		1		GΩ
Load Capacitance		(Note 20)		12	<u> </u>	nF

### **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
<b>VOLTAGE REFERENCE INPUTS</b>	(DHV_, DTV_	, DLV_, DATA_, RCV_, CHV_, CLV_, LDV_,	COMPHI,	COMPLO)	
Input Bias Current				±100	μΑ
Input Bias Current Temperature Coefficient				±200	nA/°C
Settling to Output		0.1% of full-scale step		10	μs
DIGITAL INPUTS (DATA_, RCV_,	LD, DIN, SC	LK, CS)	1.		
Input High Voltage		(Note 21)	V <sub>L</sub> / 2 + 0.2	+3.6	V
Input Low Voltage		(Note 21)	-0.3	V <sub>L</sub> / 2 0.2	- V
Input Bias Current				100	μΑ
SERIAL DATA OUTPUT (DOUT)					
Output High Voltage		I <sub>OH</sub> = -1mA	V <sub>L</sub> - 0.4	VL	V
Output Low Voltage		I <sub>OL</sub> = 1mA	0	+0.4	V
Output Rise and Fall Time		C <sub>L</sub> = 10pF		1.1	ns
SCLK to DOUT Delay		C <sub>L</sub> = 10pF	t <sub>DH</sub>	tsclk tos - 2ns	ns
SERIAL-INTERFACE TIMING (No	te 22)				
SCLK Frequency				50	MHz
SCLK Pulse-Width High	tсн		10		ns
SCLK Pulse-Width Low	tCL		10		ns
CS Low to SCLK High Setup	tcsso		3.5		ns
SCLK High to CS Low Hold	tcsH0		0		ns
CS High to SCLK High Setup	tcss1		3.5		ns
SCLK High to CS High Hold	tcsH1		15		ns
DIN to SCLK High Setup	t <sub>DS</sub>		3.5		ns
DIN to SCLK High Hold	tDH		1		ns
CS High to LOAD Low Setup	tCLL		6		ns
LD Low Hold Time	t <sub>LDW</sub>		5		ns
LD High to Any Activity			0		ns
V <sub>L</sub> Rising to $\overline{\text{CS}}$ Low		Power-on delay		2	μs
TEMP SENSOR					
Nominal Voltage		T <sub>J</sub> = +27°C		3.00	V
Temperature Coefficient				+10	mV/°C
Output Resistance				500	Ω




### **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES						
Positive Supply Voltage	$V_{DD}$	(Note 23)	7.6	8	8.4	V
Negative Supply Voltage	V <sub>SS</sub>	(Note 23)	-5.25	-5	-4.75	V
Logic Supply Voltage	VL		2.3		3.6	V
Positive Supply Current	I <sub>DD</sub>	f <sub>OUT</sub> = 0MHz		97	120	mA
Negative Supply Current	ISS	f <sub>OUT</sub> = 0MHz		99	120	mA
Logic Supply Current	IL			0.15	0.30	mA
Static Power Dissipation		f <sub>OUT</sub> = 0MHz		1.3	1.5	W
Operating Power Dissipation		f <sub>OUT</sub> = 100Mbps (Note 24)		1.4		W

- **Note 1:** All minimum and maximum specifications are 100% production tested except driver dynamic output current, which is guaranteed by design. All specifications are with DUT\_ and PMU\_ electrically isolated, unless otherwise noted.
- **Note 2:** Nominal target value is  $49.5\Omega$ . Contact factory for alternate trim selections within the  $45\Omega$  to  $55\Omega$  range.
- **Note 3:** Measured at 1.5V, relative to a straight line through 0 and 3V.
- **Note 4:** Measured at end points, relative to a straight line through 0 and 3V.
- **Note 5:** DUT\_ is terminated with  $50\Omega$  to ground,  $V_{DHV_{-}} = 3V$ ,  $V_{DLV_{-}} = 0$ ,  $V_{DTV_{-}} = 1.5V$ , unless otherwise specified. DATA\_ and RCV\_ logic levels are  $V_{HIGH} = 2V$ ,  $V_{LOW} = 1V$ .
- **Note 6:** Undershoot is any reflection of the signal back towards its starting voltage after it has reached 90% of its swing. Preshoot is any aberration in the signal before it reaches 10% of its swing.
- Note 7: At the minimum voltage swing, undershoot is less than 20%. DHV\_ and DLV\_ references are adjusted to result in the specified swing.
- Note 8: At this pulse width, the output reaches at least 90% of its nominal (DC) amplitude. The pulse width is measured at DATA\_.
- Note 9: With the exception of offset and gain/CMRR tests, reference input values are calibrated for offset and gain.
- Note 10: Relative to a straight line through 0 and 3V.
- Note 11: Unless otherwise noted, all propagation delays are measured at 40MHz, V<sub>DUT</sub> = 0 to 1V, V<sub>CHV</sub> = V<sub>CLV</sub> = +0.5V, t<sub>R</sub> = t<sub>F</sub> = 500ps, Z<sub>S</sub> = 50Ω, driver in term mode with V<sub>DTV</sub> = +0.5V. Comparator outputs are terminated with 50Ω to GND. Measured from V<sub>DUT</sub> crossing calibrated CHV\_/CLV\_ threshold to midpoint of nominal comparator output swing.
- **Note 12:** Terminated is defined as driver in drive mode and set to zero volts.
- **Note 13:** High impedance is defined as driver in high-impedance mode.
- Note 14: V<sub>DUT</sub> = 200mV<sub>P-P</sub>. Propagation delay is compared to a reference time at 1.5V.
- Note 15: The comparator meets all its timing specifications with the specified output conditions when the output current is less than 15mA, V<sub>COMPHI</sub> > V<sub>COMPLO</sub>, and V<sub>COMPHI</sub> V<sub>COMPLO</sub> ≤ 1V. Higher voltage swings are valid but AC performance may degrade.
- Note 16: LOAD EN LOW = LOAD EN HIGH = 1.
- **Note 17:** Waveform settles to within 5% of final value into load  $100k\Omega$ .
- Note 18: IPMU = ±2mA at VFORCE = -2.2V, +1.5V, and +5.2V. Percent variation relative to value calculated at VFORCE = +1.5V.
- Note 19: Time to return to the specified maximum leakage after a 3V, 4V/ns step at DUT\_.
- Note 20: Load at end of 2ns transmission line; for stability only, AC performance may be degraded.
- Note 21: The driver meets all of its timing specifications over the specified digital input voltage range.
- Note 22: Timing characteristics with VLOGIC = 3V.
- **Note 23:** Specifications are simulated and characterized over the full power-supply range. Production tests are performed with power supplies at typical values.
- **Note 24:** All channels driven at  $3V_{P-P}$ , load = 2ns,  $50\Omega$  transmission line terminated with 3pF.




## **Typical Operating Characteristics**




### Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 




## Typical Operating Characteristics (continued)





### Typical Operating Characteristics (continued)





## Typical Operating Characteristics (continued)














## **Pin Description**

Р	PIN		FINATION				
MAX9972	MAX9971	NAME	FUNCTION				
1	60	DATA1	Channel 1 Multiplexer Control Input. Selects driver 1 input from DHV1 or DLV1 in drive mode. See Table 1 and Figure 2.				
2	59	RCV1	Channel 1 Multiplexer Control Input. Sets channel 1 mode to drive or receive. See Table 1 and Figure 2.				
3, 8, 13, 18, 51	10, 43, 48, 53, 58	GND	Analog Ground				
4	57	CMPH1	Channel 1 High-Side Comparator Output				
5	56	CMPL1	Channel 1 Low-Side Comparator Output				
6	55	DATA2	Channel 2 Multiplexer Control Input. Selects driver 2 input from DHV2 or DLV2 in drive mode. See Table 1 and Figure 2.				
7	54	RCV2	Channel 2 Multiplexer Control Input. Sets channel 2 mode to drive or receive. See Table 1 and Figure 2.				
9	52	CMPH2	Channel 2 High-Side Comparator Output				
10	51	CMPL2	Channel 2 Low-Side Comparator Output				
11	50	CMPL3	Channel 3 Low-Side Comparator Output				
12	49	CMPH3	Channel 3 High-Side Comparator Output				
14	47	RCV3	Channel 3 Multiplexer Control Input. Sets channel 3 mode to drive or receive. See Table 1 and Figure 2.				
15	46	DATA3	Channel 3 Multiplexer Control Input. Selects driver 3 input from DHV3 or DLV3 in drive mode. See Table 1 and Figure 2.				
16	45	CMPL4	Channel 4 Low-Side Comparator Output				
17	44	CMPH4	Channel 4 High-Side Comparator Output				
19	42	RCV4	Channel 4 Multiplexer Control Input. Sets channel 4 mode to drive or receive. See Table 1 and Figure 2.				
20	41	DATA4	Channel 4 Multiplexer Control Input. Selects driver 4 input from DHV4 or DLV4 in drive mode. See Table 1 and Figure 2.				
21	40	DHV4	Channel 4 Driver High Voltage Input				
22	39	DLV4	Channel 4 Driver Low Voltage Input				
23	38	DTV4	Channel 4 Driver Termination Voltage Input				
24	37	CHV4	Channel 4 Threshold Voltage Input for High-Side Comparator				
25	36	CLV4	Channel 4 Threshold Voltage Input for Low-Side Comparator				
26	35	DHV3	Channel 3 Driver High Voltage Input				
27	34	DLV3	Channel 3 Driver Low Voltage Input				
28	33	DTV3	Channel 3 Driver Termination Voltage Input				
29	32	CHV3	Channel 3 Threshold Voltage Input for High-Side Comparator				
30	31	CLV3	Channel 3 Threshold Voltage Input for Low-Side Comparator				
31	30	DGND	Digital Ground Connection				
32	29	DOUT	Serial-Interface Data Output				
33	28	ĪD	Load Input. Latches data from the serial input register to the control register on rising edge. Transparent when low.				

## Pin Description (continued)

Р	PIN		
MAX9972	MAX9971	NAME	FUNCTION
34	27	DIN	Serial-Interface Data Input
35	26	SCLK	Serial Clock
36	25	CS	Chip Select
37	24	SENSE4	Channel 4 PMU Sense Connection
38	23	FORCE4	Channel 4 PMU Force Connection
39	22	SENSE3	Channel 3 PMU Sense Connection
40	21	FORCE3	Channel 3 PMU Force Connection
41	20	TEMP	Temperature Sensor Output
42, 47, 52, 56, 60	1, 5, 9, 14, 19	V <sub>DD</sub>	Positive Power-Supply Input
43	18	DUT4	Channel 4 Device-Under-Test Connection. Driver, comparator, and load I/O node for channel 4.
44	17	PMU4	Channel 4 Parametric Measurement Connection. PMU switch I/O node for channel 4.
45, 50, 53, 57	4, 8, 11, 16	V <sub>SS</sub>	Negative Power-Supply Input
46	15	VL	Logic Power-Supply Input
48	13	DUT3	Channel 3 Device-Under-Test Connection. Driver, comparator, and load I/O node for channel 3.
49	12	PMU3	Channel 3 Parametric Measurement Connection. PMU switch I/O node for channel 3.
54	7	PMU2	Channel 2 Parametric Measurement Connection. PMU switch I/O node for channel 2.
55	6	DUT2	Channel 2 Device-Under-Test Connection. Driver, comparator, and load I/O node for channel 2.
58	3	PMU1	Channel 1 Parametric Measurement Connection. PMU switch I/O node for channel 1.
59	2	DUT1	Channel 1 Device-Under-Test Connection. Driver, comparator, and load I/O node for channel 1.
61	80	FORCE2	Channel 2 PMU Force Connection
62	79	SENSE2	Channel 2 PMU Sense Connection
63	78	FORCE1	Channel 1 PMU Force Connection
64	77	SENSE1	Channel 1 PMU Sense Connection
65	76	COMPLO	Comparator Output-Low Voltage Reference Input
66	75	COMPHI	Comparator Output-High Voltage Reference Input
67	74	LDV4	Channel 4 Load Voltage Input
68	73	LDV3	Channel 3 Load Voltage Input
69	72	LDV2	Channel 2 Load Voltage Input
70	71	LDV1	Channel 1 Load Voltage Input
71	70	CLV2	Channel 2 Threshold Voltage Input for Low-Side Comparator
72	69	CHV2	Channel 2 Threshold Voltage Input for High-Side Comparator
73	68	DTV2	Channel 2 Driver Termination Voltage Input
74	67	DLV2	Channel 2 Driver Low Voltage Input
75	66	DHV2	Channel 2 Driver High Voltage Input
76	65	CLV1	Channel 1 Threshold Voltage Input for Low-Side Comparator
77	64	CHV1	Channel 1 Threshold Voltage Input for High-Side Comparator
78	63	DTV1	Channel 1 Driver Termination Voltage Input
79	62	DLV1	Channel 1 Driver Low Voltage Input
80	61	DHV1	Channel 1 Driver High Voltage Input
	_	EP	Exposed Pad. Leave unconnected or connect to V <sub>EE</sub> .






Figure 1. Block Diagram

\_ M/XI/M

### **Detailed Description**

The MAX9971/MAX9972 are four-channel, pin-electronics ICs for automated test equipment that include, for each channel, a three-level pin driver, a window comparator, a passive load, and a Kelvin instrument connection (Figure 1). All functions feature a -2.2V to +5.2V operating range and the drivers include both high-impedance and active-termination (3rd-level drive) modes. The comparators feature programmable output voltages, allowing optimization for different CMOS interface standards. The loads have selectable output resistance for optimizing DUT current loading. The Kelvin paths allow accurate connection of an instrument with ±25mA source/sink capability. Additionally, the MAX9971/MAX9972 offer a low-leakage mode that reduces DUT\_leakage current to less than 20nA.

The MAX9971/MAX9972 are available in two grades. The A-grade devices provide tighter tolerances for driver gains and offsets, comparator offsets, and load resistor values. This allows reference levels to be shared across multiple channels in cost-sensitive systems. The B-grade devices are intended for system designs that incorporate independent reference levels for each channel.

Each of the four channels feature single-ended CMOS-compatible inputs, DATA\_ and RCV\_, for control of the driver signal path (Figure 2). The MAX9971/MAX9972 modal operation is programmed through a 3-wire, low-voltage CMOS-compatible serial interface.

#### **Output Driver**

The driver input is a high-speed multiplexer that selects one of three voltage inputs; DHV\_, DLV\_, or DTV\_. This switching is controlled by high-speed inputs DATA\_ and RCV\_, and mode-control bit TERM (Table 1). DATA\_ and RCV\_ are single-ended inputs with threshold levels equal to  $V_L / 2$ . Each channel's threshold levels are independently generated to minimize crosstalk.

DUT\_ can be toggled at high speed between the buffer output and high-impedance mode, or it can be placed into low-leakage mode (Figure 2, Table 1). High-speed input RCV\_ and mode-control bits TERM and LLEAK

control these modes. In high-impedance mode, the bias current at DUT\_ is less than  $2\mu A$  over the -2.2V to +5.2V range, while the node maintains its ability to track high-speed signals. In low-leakage mode, the bias current at DUT\_ is further reduced to less than 20nA, and signal tracking slows.

The nominal driver output resistance is  $50\Omega$ . Custom resistance values from  $45\Omega$  to  $51\Omega$  are possible; consult factory for further information.

**Table 1. Driver Channel Control Signals** 

EXTERNAL CONNECTIONS		INTERNAL CONTROL BITS		DRIVER OUTPUT	DRIVER MODE	
RCV_	DATA_	TERM	LLEAK	001101	WODL	
0	0	Χ	0	DUT_ = DLV_	Drive	
0	1	Χ	0	DUT_ = DHV_	Drive	
1	Х	0	0	High Impedance	Receive	
1	Х	1	0	DUT_ = DTV_	Receive	
Х	Х	Χ	1	Low Leak	Low Leakage	




Figure 2. Multiplexer and Driver Channel

#### **Comparators**

The MAX9971/MAX9972 provide two independent high-speed comparators for each channel. Each comparator has one input connected internally to DUT\_ and the other input connected to either CHV\_ or CLV\_ (see Figure 1). Comparator outputs are a logical result of the input conditions, as indicated in Table 2.

The comparator output voltages are easily interfaced to a wide variety of logic standards. Use buffered inputs COMPHI and COMPLO to set the high and low output voltages. For correct operation, COMPHI should be greater than or equal to COMPLO. The comparator  $50\Omega$  output impedance provides source termination (Figure 3).

#### **Passive Load**

The MAX9971/MAX9972 channels each feature a passive load consisting of a buffered input voltage, LDV\_, connected to DUT\_ through two resistive paths (Figure 1). Each path connects to DUT\_ individually by a switch controlled through the serial interface. Programming options include none (load disconnected), either, or both paths connected. The resistor values vary depending on the accuracy grade of the device, as shown in Table 3. The loads facilitate fast open/short testing in conjunction with the comparator, and pullup of open-drain DUT\_ outputs.

#### **Parametric Switches**

Each of the four MAX9971/MAX9972 channels provides force-and-sense paths for connection of a PMU or other DC resource to the device-under-test (Figure 1). Each force-and-sense switch is independently controlled though the serial interface providing maximum application flexibility. PMU\_ and DUT\_ are provided on separate pins allowing designs that do not require the parametric switch feature to avoid the added capacitance of PMU\_. It also allows PMU\_ to connect to DUT\_ either directly or with an impedance-matching network.

#### Low-Leakage Mode, LLEAK

Asserting LLEAK through the serial port places the MAX9971/MAX9972 into a very-low-leakage state (see the *Electrical Characteristics* table). This mode is convenient for making IDDQ and PMU measurements without the need for an output disconnect relay. LLEAK control is independent for each channel.

When DUT\_ is driven with a high-speed signal while LLEAK is asserted, the leakage current momentarily increases beyond the limits specified for normal operation. The low-leakage recovery specification in the *Electrical Characteristics* table indicates device behavior under this condition.

Table 2. Comparator Logic

DUT_ > CHV_	DUT_ > CLV_	СМРН_	CMPL_	
0	0	0	0	
0	1	0	1	
1	0	1	0	
1	1	1	1	




Figure 3. Complementary  $50\Omega$  Comparator Outputs

Table 3. Passive Load Resistance Values

ACCURACY GRADE	HIGH RESISTOR (kΩ)	LOW RESISTER ( $k\Omega$ )
А	7.5	2
В	6	1.5

#### **Temperature Monitor**

Each device supplies a single temperature output signal, TEMP, that asserts a nominal 3.43V output voltage at a +70°C (343K) die temperature. The output voltage increases proportionately with temperature at a rate of 10mV/°C. The temperature sensor output impedance is  $500\Omega$ , typical.

#### **Serial Interface and Device Control**

A CMOS-compatible serial interface controls the MAX9971/MAX9972 modes (Figure 4). Control data flow into a 12-bit shift register (MSB first) and are latched when  $\overline{CS}$  is taken high. Data from the shift register are then loaded to the per-channel control latches as determined by bits D8–D11, and indicated in Figure

4 and Table 4. The latches contain the six mode bits for each channel of the device. The mode bits, in conjunction with external inputs DATA\_ and RCV\_, manage the features of each channel. Transfer data asynchronously from the input registers to the channel registers by forcing  $\overline{LD}$  low. With  $\overline{LD}$  always low, data transfer on the rising edge of  $\overline{CS}$ .




Figure 4. Serial Interface

### **Table 4. Control Register Bit Functions**

BIT	NAME	FUNCTION	BIT S	POWER-UP	
		FUNCTION	0	1	STATE
0	TERM	Term Mode Control	High Impedance	Term Mode	0
1	LLEAK	Assert Low-Leakage Mode	Term Mode	Low Leakage	0
2	SENSE EN	Enable Sense Switch	Disabled	Enabled	0
3	FORCE EN	Enable Force Switch	Disabled	Enabled	0
4	LOAD EN LOW	Enable Low Load Resistor	Disabled	Enabled	0
5	LOAD EN HIGH	Enable High Load Resistor	Disabled	Enabled	0
6	_	Unused	X	Х	0
7	_	Unused	X	Χ	0
8	CH1	Update Channel 1 Control Register	Disabled	Enabled	1
9	CH2	Update Channel 2 Control Register	Disabled	Enabled	1
10	CH3	Update Channel 3 Control Register	Disabled	Enabled	1
11	CH4	Update Channel 4 Control Register	Disabled	Enabled	1




Figure 5. Serial-Interface Timing


### **Heat Removal**

With adequate airflow, no external heat sinking is needed under most operating conditions. If excess heat must be dissipated through the exposed paddle, solder it to circuit board copper (MAX9972) or use an external heat sink (MAX9971). The exposed paddle must be either left unconnected, isolated, or connected to Vss.


### Power Minimization

To minimize power consumption, activate only the needed channels. Each channel placed in low-leakage mode saves approximately 240mW.

### **Pin Configurations**



### Pin Configurations (continued)



### Chip Information

### \_Package Information

TRANSISTOR COUNT: 5728
PROCESS: BICMOS

For the latest package outline information, go to **www.maxim-ic.com/packages**.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

22 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2006 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.