

LS-TTL ERROR CHECKING AND CORRECTION CIRCUIT

MB 1412A

May 1981

FUJITSU MB 1412A EIGHT-BIT SLICE ECC LSI


The MB 1412A is an 8-bit slice Error Checking and Correction (ECC) monolithic integrated circuit fabricated in a low-power Schottky TTL process. The device is utilized in memory system designs, and is suitable for constructing 2-byte, 4-byte, or 8-byte ECC circuitry. The MB 1412A will detect and correct single-bit errors, and detect double-bit errors utilizing a built-in modified Hamming single-error-correction, double-error-detection (SEC-DED) code. A 64-pin square package with 100 mil pin spacing is utilized for the MB 1412A to provide high board packing density.

- · 8-bit slice ECC function in one LSI.
- 100% single-bit error detection/correction and double-bit error detection.
- Simplified circuit design for 2, 4, or 8-byte memory systems. 4/8-byte system requires only 4/8 ECC circuits and 4/8 TTL SSI devices.
- Uses built-in modified Hamming SEC-DED Code.
- 4/8-byte data word requires only 7/8 check bits for full SEC-DED operation.
- High speed: 31/47 nsec. typical for 4/8-byte detect system, 40/56 nsec, for 4/8-byte correct.
- Low-power dissipation: 1.6 watts maximum. For 8-byte system, 8.7 watts typical system power including peripheral circuitry.
- Low-power Schottky TTL process; single +5 volt supply.
- Space-saving 64-pin square-pack with 100 mil pin spacing.


ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V _{cc}	7	٧
Input Voltage	VI	-0.5~+5.5	٧
Temperature Under Operation	Тор	-25~+85	°C
Temperature Under Storage	T _{stg}	-65~+150	°C

NOTE: Permanent device damage may occur if ABSO-LUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltates to this device.



FUNCTIONS OF BLOCK ELEMENTS

RD (Read Data Buffer)

Input buffer gate for memory read data.

SG (Syndrome Generator)

Generates syndrome for the data to be checked in the read data buffer.

WD (Write Data Buffer)

Input buffer gate for memory write data.

DS (Data Selector)

Selects RD or WD depending on the mode ("0" or "1") of the STBC input.

CG (Check-Bit Generator)

Generates check-bits for memory data being checked.

INPUT/OUTPUT PINS

Input Pins:

RD0-RD7 (Read Data)

Memory data inputs. READ data operation is dictated when STBC is "0" (low).

WD0-WD7 (Write Data)

WRITE data inputs. WRITE data operation is dictated when STBC is "1" (high).

SI0-SI5 (Syndrome Input)

Syndrome code inputs to read the synthesized syndrome from the previous ECC LSI (SO output) in a cascaded multi-byte ECC system configuration. The syndrome inputs for the first ECC LSI in the system read memory check-bit data previously generated.

CI0-CI5 (Check-Bit Input)

Reads check-bits into the internal Check-Bit generator in a cascaded ECC system.

S (Syndrome Input Buffer)

Input buffer gate for synthesized syndrome input data.

SD (Syndrome Decoder/Locater)

Locates a data bit for correction and indicates when a one-bit error is detected.

DC (Data Corrector)

Corrects the data bit indicated as an error by the syndrome decoder.

CC (Check-bit Corrector)

Corrects one check-bit by reversing depending on the mode of RVC and \overline{S} .

STBC (Store Byte Control)

Set "0" (low) to read RD inputs; set "1" (high) to read WD inputs.

SO-S5 (Synthesized Syndrome Input)

Reads the synthesized syndrome code output from the last ECC LSI (SO outputs) in a cascaded multi-byte ECC system configuration. $\overline{S0}-\overline{S5}$ must correspond to the order of the SOO-SO5 outputs on the same ECC LSI to accomplish syndrome decoding (see ECC system examples). In the event of a single data bit error (during memory \overline{READ}), the syndrome decoder (SD) decodes $\overline{S0}-\overline{S5}$ to locate the error bit to be corrected. The binary location of the error bit is read from $\overline{S0}-\overline{S2}$ (e.g., $\overline{S0}=0$, $\overline{S1}=1$, $\overline{S2}=0$ is binary 010 or decimal "2" which corresponds to input data bit "2").

S6 (Synthesized Syndrome Input #6)

Reads a synthesized syndrome bit output from a cascaded multi-byte ECC system configuration. A "0" input indicates that no bit error is detected within the read memory byte for the ECC IC, and forces the RE1 and RVC outputs high (1). A "1" input indicates that a 1-bit error is detected within the read memory byte.

RVC02 (Reverse Check-Bit #02)

A "0" (low) input indicates no error detected. A "1" (high) indicates an error is detected within the input memory data byte, and corrects the first three check bits (see Fig. 13, C0–C2). A "0" on syndrome data $\overline{50}$, $\overline{51}$, or $\overline{52}$ dictates correction of C0, C1, or C2 respectively.

RVC36 (Reverse Check-Bit #36)

A "0" (low) input indicates no correction to check-bit C3. A "1" (high) input performs correction of check-bit C3.

Fig. 2 PIN ASSIGNMENT OF PACKAGE

0	O 27	o 26	o 25	O 24	O 23	O 22	O 21	20	19
20	ő	0	0	0	Õ	0	0	Õ	Ö
28 0 29	58	57	56	55	54	53	52	51	18
0	Õ	٠.	-	•••	٠.			0	0
30	59							50	17
0	0							0	0
31	60							49	16
0	0							• 48	0
32	61							48	15
0	0							0	0
33	62							47	14
0	0							0	0
34	63	$\overline{}$						46	13
0	0	\cup	INDE	X				0	0
35	64	_	_		_	_	_	45	12
36	3 7	38	39	40	41	42	43	44	11
36							_	_	0
1	0	3	0	5	6	7 0	8	9	10

TOP VIEW

Output Pins:

SO0-SO5 (Syndrome Output)

Synthesized syndrome output code, normally connected to Syndrome Input (SI) in the next sequential ECC IC in a cascaded multi-byte ECC configuration. Syndromes are effective for the system at the output of the last ECC LSI in sequence.

CO0-CO5 (Check-Bit Output)

Check-bit output code, normally connected to Check-Bit Input (CI) in the next sequential ECC LSI in a cascaded multi-byte ECC configuration. Check-bits are effective for the system at the output of the last ECC LSI in sequence.

RE1 (Read Error One)

A "0" (low) indicates that a one-bit error has occurred in fetched data or check bits.

RVC (Reverse Check-Bit)

A "0" (low) indicates that an error in check-bit must be corrected.

D0-D7 (Data Output)

Corrected data output.

Fig. 3 PIN ASSIGNMENT TABLE

PIN NO.	1/0	NAME	PIN NO.	1/0	NAME
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	-00	RVC02 C00 C11 C12 C02 RVC36 C13 C14 C15 WD1 WD3 WD4 WD7 STBC RD1 RD5 RD7 S00 S11 S12 S02 S03 S04 S05 S05 S0 S2 S4 S5 RE1 RVC	33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 60 61 63 64	0000-0 000 0 000	D7 D5 D3 D1 D0 C10 C01 GND C03 C04 C05 WD0 WD2 WD5 VCC RD0 RD2 RD4 RD6 S10 S01 GND S13 S14 S15 S1 S3 S6 VCC D6 D4 D2

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value	T _{OP}
Power Supply Voltage	V _{CC}	5.0V ±5%	0°C – 70°C

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)


	Danamatan	Combal		Limits		Llain	0
	Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Output Lo	w Level	V _{OL}			0.5	V	V _{CC} =4.75V, V _{IL} =0.8V V _{IH} =2.0V, I _{OL} =20mA
Output Hi	gh Level	V _{OH}	2.7			V	V _{CC} =4.75V, V _{IL} =0.8V V _{IH} =2.0V, I _{OH} =1mA
Input	RDn, WDn, Sn, RVC02, RVC36	I _{IL1}			1.6	mA	
Low	STBC	I _{IL2}			3.2	mA	V _{CC} =5.25V, V _{IL} =0.5V
Current	SIn, CIn	I _{IL3}			4.8	mA	
Input	RDn, WDn, Sn, RVC02, RVC36	I _{IH1}			20	μΑ	
High	STBC	I _{IH2}			40	μΑ	V _{CC} =5.25V, V _{IH} =2.7V
Current	Sin, Cin	I _{IH3}			60	μΑ	
Input High	Current	I _{IH}			1	mA	V _{CC} =5.25V, V _{IH} =5.5V
Output Sh	ort Current	los	30		120	mA	V _{CC} =5.25V, V _{O=0.5V}
Power Sup	ply Current	Icc		190	300	mA	V _{CC} =5.25V
Input Clan	np Voltage	V _{IC}			1.2	V	V _{CC} =4.75V, I _{IL} =18mA


AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol		Limits		11-14
Farameter	Symbol	Min	Тур	Max	Unit
(RD1 ~ RD7) to (SO0 ~ SO2) *	t _{pd1}		14	19	ns
(RD0 ~ RD7) to SO3, SO4	t _{pd2}			25	ns
RD0 to SO5	t _{pd4}			17	ns
(RD0 ~ RD7) to (CO0 ~ CO5)	t _{pd3}			36	ns
(RD0 \sim RD7) to (D0 \sim D7)	t _{pd4}			18	ns
(SI0 ~ SI5) to (SO0 ~ SO5) *	t _{pd5}		4	9	ns
(CI0~CI5) to (CO0~CO5) *	t _{pd6}		4	9	ns
(WD0 ~ WD7) to (CO0 ~ CO5) *	t _{pd7}		25	36	ns
(WD0 \sim WD7) to (D0 \sim D7)	t _{pd8}			18	ns
$(\overline{S0} \sim \overline{S6})$ to $(CO0 \sim CO5)$	t _{pd9}			22	ns
$(\overline{S0} \sim \overline{S6})$ to (D0 \sim D7) *	t _{pd10}		14	19	ns
$(\overline{SO} \sim \overline{SG})$ to $\overline{RE1}$	t _{pd11}			22	ns
$(\overline{SO} \sim \overline{SO})$ to \overline{RVC}	t _{pd12}			21	ns
RVC02 to (CO0 ~ CO3)	t _{pd13}			18	ns
RVC36 to (CO0 ~ CO3)	t _{pd14}			17	ns
STBC to (CO0 ~ CO5)	t _{pd15}			36	ns
STBC to (D0 ~ D7)	t _{pd16}			22	ns
STBC to RVC	t _{pd17}		1	18	ns

* Note: Critical path on a chip






CRITICAL PATH TIMING

Critical timing paths for the MB 1412A are shown under AC Characteristics as indicated by the notation "Critical Path on Chip". In a typical, multi-chip ECC system application, system delay time would be measured from the RD input to the D output for processing of the complete data input. The equation is as follows, where ℓ is the number of bytes in the data input:

$$\begin{aligned} t_{pd} \; (RDn - Dn) &= t_{pd} \; (RDn - SO0) + (\ell \cdot 1) \; x \\ t_{pd} \; (SI0 - SO0) + t_{pd} \; (\overline{Sm} - Dn) \end{aligned}$$

For a 4-byte system (see Figure 6), delay time from READ data (RD) to corrected data (D) is 40 nsec typical:

tpd (RD - D)₄ = 14ns + (3 x 4 ns) + 14 ns = 40 nsec.



THEORY AND APPLICATION OF ECC

In most any data processing system, binary bit errors are going to occur when blocks of data are moved from one location to another. As such errors are not uncommon and can lead to entirely bogus or meaningless results in routine programs, it has become requisite design discipline to include ECC (Error Checking and Correction) Circuitry in main memory control logic. The MB 1412A accomplishes this in a highly integrated form which allows ECC implementation with a minimal package count.

The MB 1412A will correct one-bit errors in every input data word, and flag the occurence of two-bit errors. One-bit error correction is considered adequate, as the probability of more than a one-bit error is quite low. As an example, consider a data word of 5-bits with the error possibility of .0001 (one in ten-thousand) per bit. The chances of an error occuring in a data word are:

no error
$$P_0 = (1-P)^5 = 0.9995$$

one error $P_1 = {}_5C_1 \cdot P \cdot (1-P)^4 = 0.0005$
two errors $P_2 = {}_5C_2 \cdot P^2 \cdot (1-P)^3 = 0.00000025$

Thus, one-bit detection and correction and two-bit detection only should provide adequate insurance, and satisfactory system performance. When a two-bit error occurs, of course, the program must be interrupted to prevent miscalculation.

In order to detect data bit errors, memory check-bits must be stored with the data words. For 1-bit error detection of a word of n-bits, assume the number of check-bits required is Cn. The number of possible bit combinations for no error is therefore 1 (all bits, both data bits and check-bits correct); and the number of possible bit combinations for a 1-bit error is: n + Cn.

The number of combinations made by check-bits is 2^{Cn}. To detect 1-bit errors a hundred percent, the following must be satisfied:

1 +
$$(n + C_n) \leq 2^{C_n}$$
.

This means, for example, that a 1-bit error in 16-bits of data can be detected by five additional check-bits. Following the same calculation, 1-bit errors in 32-bit data words require 6 check-bits, and 64-bit data words require 7 check bits. To detect 2-bit errors, one additional bit is required; e.g., 6 check-bits for a 16-bit word.

The MB 1412A is designed for use in a memory system configuration of either 2-bytes (16 data bits), 4-bytes (32 data bits), or 8-bytes (64 data bits). Simple external gating, as shown in Figures 7 and 8, is required in the error indication and reverse check-bit circuitry.

When data is first written into memory, the ECC system does not correct or detect errors. But it does generate the necessary check-bits (as a function of the number of bytes of data in the memory system configuration) which are stored in memory along with the data bits. The check-bit code conforms to the ECC system output of the modified Hamming code check-bit generator as shown in Figure 9. The check-bit generator takes the parity of all the data bits marked by an X in the rows of the input data bits.

When memory is read, both data bits and check-bits form inputs into the ECC system. Data bits are entered in parallel, one byte per ECC IC in the ECC system. The check-bits are entered into the first ECC IC in the chain, and additional ECC IC's as shown in the example in Figure 15.

These fetched check-bits are exclusive-ORed with newly generated check-bits created from the data input in order to generate a syndrome code for the fetched data as shown in Figure 9. From the syndrome code, the ECC system can determine if there is an error in the input data bits, as follows:

- If the syndrome code is all "0", there is no error.
- If one syndrome bit is "1", the corresponding check-bit is in error. As a result, RE1 will go to "0" and RVC will go to "1" so that no correction will be made in the data bits.
- If more than one syndrome bit is "1", and the parity of all syndrome bits is even, a multiple error has occurred.
 No correction is made, and the program should be interrupted.
- If more than one syndrome bit is "1", and the parity of all syndrome bits is odd, a single error has occurred in the data bits. The binary location of the error in the input data bits can be determined by decoding of the syndrome code as shown in Figure 10.

In the event of multiple errors, no data correction is made; rather the event is flagged and system software should be interrupted. As a two-bit error without ECC would normally result in program execution errors, program interruption is presumed to be the only satisfactory outcome of the multiple error detection event.

When one error is detected in the fetched check-bits, the ECC system, in effect, generates a new set of check-bits (and "ignores" the fetched check-bits) with respect to processing the input data bits.

WRITE Mode:

A "1" input on STBC initiates the WRITE mode operation and tells the Data Selector (DS) to read data from the Write Data (WD) buffer (WD0–WD7 inputs). The \overline{RVC} (Reverse Check Bit) and $\overline{RE1}$ (Read Error One) outputs of the Syndrome Decoder/Locator (SD) go high so that no error indication for the data is possible. Further, the function of the Check-bit Corrector (CC) is inhibited by feedback of the \overline{RVC} signal (high state) to the RVC02 and RVC36 inputs. Data correction can not occur because the \overline{RVC} output is high.


The Check-bit Generator (CG) will generate check-bit data from the WRITE data transferred from the Data Selector (DS) and output it on COO-CO5 in accordance with the logic table shown in Figure 9. At the same time, the Data Corrector (DC) will transfer the WRITE data onto outputs DO-D7. Thus the WRITE data on D0-D7 can be stored in main memory along with the appropriate output check-bits corresponding to the data bits input into the ECC system.

READ Mode:

A "0" input on STBC indicates the READ mode operation and tells the Data Selector (DS) to transfer read data from inputs RD0-RD7 through the Read Data (RD) buffer to the Data Corrector (DC) and Check-bit Generator (CG). The Syndrome Generator (SG) will generate check-bits from the same data inputs and XOR (exclusive-OR) them with the data on SI0-SI5 (Syndrome Inputs). XORed data becomes the output on SO0-SO5 (Syndrome Output) according to the logic table shown in Figure 9. At the same time, the Check-bit Generator (CG) will generate check-bits from the input read data and will accept check-bit correction if the data from memory contains an error. Note that by performing syndrome generation and check-bit correction simultaneously, high speed operation is maintained.

A "0" on STBC also gates the Syndrome Decoder/Locator (SD) to decode syndrome inputs on $\overline{S0}-\overline{S0}$. When syndrome data is not all "0", both \overline{RVC} (Reverse Check-Bit) and $\overline{RE1}$ (Read Error-One) go "0" (low) to indicate error detection. Logic tables are shown in Figure 10. The error bit position is indicated to the Data Corrector (DC), and the data output at D0-D7 is corrected.

 \overline{RVC} is fedback to the RVC02 and RVC36 inputs. So when an error is detected (\overline{RVC} = low), the input syndrome data from the Syndrome Buffer (\overline{S}) is gated into the Check-bit Corrector (CC). The check-bits are corrected in accordance with the logic table shown in Figure 9.






Fig. 9 LOGICAL DESCRIPTION OF SYNDROME GENERATION/DECODING AND CHECK-BIT GENERATION Table 1 Syndrome Generation (See Note *)

			S	SI .						R	D				XOR TREE	ОИТРИТ
	0	1	2	3	4	5	0	1	2	3	4	5	6	7	AUN INEE	001701
	X							Х		Х		Х		X	EVEN	SO0
		Х							Х	X			Х	Х	EVEN	SO1
			Х				ĺ				Х	Х	Х	Χ	EVEN	SO2
1				Х			Х	Х	Х	Х	X	X	Х	Χ	ODD	SO3
į					Х		Х	Х	Х		X			Х	ODD	SO4
						Х	X								ODD	SO5

Table 2 Check-Bit Generation (See Note *)

FIR 10 CYNDDOME DECODING

		C	CI			RE) (S	TBC	:=0)	/WE	(S	ГВС	=1)	XOR	**	OUT-
0	1	2	3	4	5	0	1	2	3	4	5	6	7	TREE	MODIFICATION	PUT
X							X		X		X		X	ODD	⊕ RVC02·S0	COO
	Х							Х	Х			Х	Х	ODD	⊕ RVC02·S1	CO1
		Х								Х	Х	Х	Х	ODD	⊕ RVC02·S2	CO2
			Х					Х	Х	Х	Х	Х	Х	EVEN	⊕ RVC36·S3	CO3
				Х		X	Х	Х		Х			Х	EVEN		CO4
					Х	X								EVEN		CO5

Data Bit 7

E - - - - - - - -

Note

* Inputs marked "X" are gated to the XOR-TREE.

For check-bit

**
 indicates XOR.

r	'ig. 1	0 31	NUK	OIVIE	DEC	ווטט	VG	For data
				S				Error Error
Ĺ	0	1	2	3	4	5	6	Indication Location
-	0	0	0	1	1	1	0	Data Bit 0
1	1	0	0	1	1	0	0	Data Bit 1
1	0	1	0	1	1	0	0	Data Bit 2
1	1	1	0	1	0	0	0	Data Bit 3
i	0	0	1	1	1	0	0	Data Bit 4
-	1	0	1	1	0	0	0	Data Bit 5
	0	1	1	1	0	0	0	Data Bit 6


0

			S				Error Error
0	1	2	3	4	5	6	Indication Error Location
1	0	0	0	0	0	0	Check-Bit 0
0	1	0	0	0	0	0	Check-Bit 1
0	0	1	0	0	0	0	Check-Bit 2
0	0	0	-1	0	0	0	Check Bit 3

EXAMPLE OF A 2-BYTE SYSTEM

Figure 11 is a block diagram of a 2-byte ECC system configuration, including the external gate requirements. Two MB 1412As are connected so that the bits indicated by an X in the Hamming code shown in Figure 12 are exclusive-ORed in the Check-Bit Generator. In the example, the 16-bit input data word is 00011100 01011101, and the check-bits generated in WRITE mode are 101000.

In the READ mode shown in Figure 13, we assume that bit 10 has been inverted (error). The data bits are gated to the exclusive-OR tree to regenerate check-bits (now 110001) which are exclusive-ORed with the original check-bits (101000). The syndrome bits (011001) are then decoded as shown which indicates an error on bit 10 of the input data. This is corrected by inverting (change "1" to "0").



Note: When ECC system is used in "Partial Write Mode", C2 must be connected to the C02 input of the external reverse check bit circuit.

Fig. 12 WRITE OPERATION IN 2-BYTE ECC SYSTEM





Fig. 13 READ OPERATION IN 2-BYTE ECC SYSTEM








EXAMPLE OF A 4-BYTE SYSTEM


In a 4-Byte ECC system, four MB 1412A LSIs are connected in a cascaded manner as shown in Figure 14. The Hamming code depicted in Figure 15 is realized from the interconnection of the LSIs as shown. Data bits marked with an X in Figure 15 are gated to an exclusive-OR tree to generate


check-bits. The WRITE mode is diagrammed in Figure 16, and READ mode is shown in Figure 17. Figure 18 diagrams a Partial WRITE operation on the 1st and 2nd bytes, with READ mode on the 3rd and 4th.











2. No correction is done on 1st and 2nd byte Data. (WRITE Data)
3. One bit error on check-bit need not be corrected.

EXAMPLE OF AN 8-BYTE SYSTEM


In a 8-Byte ECC system, eight MB 1412A LSIs are connected in a cascaded manner as shown in Figure 20. The Hamming code depicted in Figure 19 is realized from the interconnection of the LSIs as shown. Data bits marked with an X in Figure 19 are gated to an exclusive-OR tree to generate check-bits.


Fig. 19 EIGHT-BYTE ECC CODE TABLE

			Byt	e-0							Ву	te-1							By	te-2			
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
	X		X		X		Х		X		X		Х		X		Х		X		X		Х
		Х	Х			Х	Х			Х	Х			Х	Х			Х	Х			Х	Х
				Х	Х	Х	Х					Х	Х	Х	Х	1				Х	Х	Х	Х
Х	Х	Х	Х	Х	Х	Х	Х	1								X							
Х	Х	Х		Х			Х	X	Х	Х	Х	Х	Х	Х	Х								
Х								X	Х	Х		Х			Х	Х	Х	Х	Х	Х	Х	Х	Х
								X								X	Х	Х		Х			Х
								İ								İ							

			Byt	te-3							Byt	te-4							By	te-5			
24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
	X		Х		X		Х		X		Х		X		X		X		X		X		X
		Х	Х			Х	Х			Χ	Х			Х	Х	X							
				Х	Х	Х	Х					Х	Х	Х	Х	}							
Х	Х	Х		Х			Х	X	Х	Х		Х			Х								
Х								Х										Х	Х			Х	Х
																Х	Х	Χ		Х			Х
Х	Х	Х	Х	Х	Х	Х	X													Х	Х	Х	Х
								Х	Х	Х	Х	Х	X	Х	Х	X	Х	X	Х	Х	Х	Х	Х

Γ	Byte-6								Byte-7										
48	49	49 50 51 52 53 54 55			55	56 57		58	59	60	61	62	63	1	XOR-Tree	Check-Bit			
	X		X		X		Х		X		X		X		X	}{	ODD		C0
ļ		Х	Х			Х	Х			Х	Х			Х	Х		EVEN		C1
X	Х	Х		Х			Х					Х	Х	Х	Х		EVEN	-	C2
l				Х	Х	Х	X	Х	Х	Х	X	Х	Х	Х	Х	<u> </u>	ODD		C3
X								X	Х	Х		Х			Х		ODD	\vdash	C4
X	Х	Х	Х	Х	Х	Х	Х	X									EVEN		C5
X	X	Х	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х		ODD	—	C6
X	X	Х	Х	Х	X	Х	Х	X	Х	Х	Х	Х	Х	Х	X		EVEN	\vdash	C7







PACKAGE DIMENSIONS

