

ASSP Dual Serial Input PLL Frequency Synthesizer

MB15F73UL

DESCRIPTION

The Fujitsu MB15F73UL is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 2250MHz and a 600MHz prescalers. A 64/65 or a 128/129 for the 2250MHz prescaler, and a 8/9 or a 16/17 for the 600MHz prescaler can be selected for the prescaler that enables pulse swallow operation.

The latest BiCMOS process is used, as a result a supply current is typically 3.2mA typ. at 2.7V. The supply voltage range is from 2.4V to 3.6V. A refined charge pump supplies well-balanced output current with 1.5mA and 6mA selectable by serial data. The data format is same as the previous one MB15F03SL, MB15F73SP. Fast locking is acheived for adopting the new circuit.

The new package(BCC20) decreases a mount area of MB15F73UL more than 30% comparing with the former BCC16(for dual PLL).

MB15F73UL is ideally suited for wireless mobile communications, such as GSM and CDMA.

■ FEATURES

 High frequency operation: RF synthesizer: 2250MHz max IF synthesizer: 600MHz max

• Low power supply voltage: Vcc = 2.4 to 3.6 V

- Ultra Low power supply current: Icc = 3.2 mA typ. (Vcc = Vp=2.7V, Ta=25°C, SW=0 in RF, IF locking state)
- Direct power saving function: Power supply current in power saving mode


Typ. 0.1 μ A(Vcc=Vp=2.7V, Ta=25°C), Max. 10 μ A(Vcc=Vp=2.7V)

- Dual modulus prescaler: 2250MHz prescaler(64/65 or 128/129) / 600MHz prescaler(2/9)
 Serial input 14-bit programmable reference divider: R = 3 to 16,383
 Serial input programmable divider consisting of:

 Binary 7-bit swallow counter: 0 to 127
 Binary 11-bit programmable counter: 3 to 2,047


 On-chip phase comparator for fast lock and low policy.
 On-chip phase control for phase comparator
 On-chip at amperature: Ta = 40 to 85°C

- Operating temperature: Ta = −40 to 85°C
- Sireal data format compatible with MB15F03SL



Dec. 2000 Edition 2.0

■ PIN ASSIGNMENT




MB15F73UL

■ PIN DESCRIPTIONS

Pin	No.	Pin		
TSSOP	всс	name	I/O	Descriptions
1	19	OSCIN	I	The programmable reference divider input. TCXO should be connected with a AC coupling capacitor.
2	20	GND	-	Ground for OSC input buffer and the shift registor circuit.
3	1	finıғ	I	Prescaler input pin for the IF-PLL section. Connection to an external VCO should be AC coupling.
4	2	XfinıF	I	Prescaler complimentary input for the IF-PLL section. This pin should be grounded via a capacitor.
5	3	GND _{IF}	-	Ground for the IF-PLL section.
6	4	Vccif	-	Power supply voltage input pin for the IF-PLL section(except for the charge pump circuit), the shift register and the oscillator input buffer. When power is OFF, latched data of IF-PLL is lost.
7	5	PSIF	I	Power saving mode control for the IF-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) PSIF = "H"; Normal mode PSIF = "L"; Power saving mode
8	6	Vpıғ	-	Power supply voltage input pin for the IF-PLL charge pump.
9	7	Doif	0	Charge pump output for the IF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
10	8	LD/fout	0	Lock detect signal output(LD)/ phase comparator monitoring outut (fout). The output signal is selected by a LDS bit in a serial data. LDS bit = "1"; outputs fout signal LDS bit = "0"; outputs LD sihnal
11	9	Dorf	0	Charge pump output for the RF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
12	10	Vprf	-	Power supply voltage input pin for the RF-PLL charge pump.
13	11	PSRF	I	Power saving mode control for the RF-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) PSRF = "H"; Normal mode PSRF = "L"; Power saving mode
14	12	VCCRF	-	Power supply voltage input pin for the RF-PLL section(except for the charge pump circuit).
15	13	GNDrf	-	Ground for the RF-PLL section.
16	14	Xfinrf	I	Prescaler complimentary input for the RF-PLL section. This pin should be grounded via a capacitor.
17	15	fin _{RF}	I	Prescaler input pin for the RF-PLL. Connction to an external VCO should be AC coupling.
18	16	LE	I	Load enable signal input (with the schmitt trigger circuit.) When LE is set "H", data in the shift register is transferred to the corresponding latch according to the control bit in a serial data.
19	17	Data	I	Serial data input (with the schmitt trigger circuit.) A data is transferred to the corresponding latch (IF-ref counter, IF-prog. counter, RF-ref. counter, RF-prog. counter) according to the control bit in a serial data.
20	18	Clock	I	Clock input for the 23-bit shift register (with the schmitt trigger circuit.) One bit data is shifted into the shift register on a rising edge of the clock.

MB15F73UL Dec. 2000 Edition 2.0

■ BLOCK DIAGRAM



O -- TSSOP 20

() -- BCC 20

MB15F73UL

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Remark
Power supply voltage	Vcc	-0.5 to +4.0	V	
Fower supply voltage	Vp	Vcc to +4.0	V	
Input voltage	Vı	−0.5 to Vcc +0.5	V	
Output voltage	Vo	GND to Vcc	V	LD/fout
Output voltage	V _{DO}	GND to Vp	V	Do
Storage temperature	Tstg	-55 to +125	°C	

Note: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Value	Unit	Remark	
Parameter	Symbol	Min.	Тур.	Max.	Onit	Remark
Dower gunnly voltage	Vcc	2.4	2.7	3.6	V	Vccrf = Vccif
Power supply voltage	Vp	Vcc	2.7	3.6	V	
Input voltage	Vı	GND	_	Vcc	V	
Operating temperature	Та	-40	_	+85	°C	

Handling Precautions

- (1) VCCRF,VPRF,VCCIF and VPIF must supply equal voltage.

 Even if either RF-PLL or IF-PLL is not used, power must be supplied to both VccRF,VPRF,VccIF and VPIF to keep them equal. It is recommended that the non-use PLL is controlled by power saving function.
- (2) To protect against damage by electrostatic discharge, note the following handling precautions:
 - -Store and transport devices in conductive containers.
 - -Use properly grounded workstations, tools, and equipment.
 - -Turn off power before inserting or removing this device into or from a socket.
 - -Protect leads with conductive sheet, when transporting a board mounted device.

Dec. 2000 Edition 2.0

■ ELECTRICAL CHARACTERISTICS

 $(Vcc = 2.4 \text{ to } 3.6 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C})$

Davamatar		Comple of	Condition		Value		111414
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit
Power supply current*1		Iccif	finif=480MHz Vccif=Vpif=2.7V	0.8	1.2	1.7	mA
rower supply current		ICCRF	finr=2000MHz Vccr=Vpr=2.7V	1.3	2.0	2.8	mA
Power saving cur	rant*9	I PSIF	PS _{IF} =PS _{RF} = "L"	_	0.1*2	10	μΑ
1 Ower saving cur	i Giit	IPSRF	PSif=PSrf= "L"	_	0.1*2	10	μΑ
	fin _{IF} *3	finıF	IF PLL	50	-	600	MHz
Operating frequency	fin _{RF} *3	finrf	RF PLL	200	_	2250	MHz
	OSCIN	fosc	_	3	-	40	MHz
	finıF	Pfin	IF PLL, 50 Ω system	-15	_	+2	dBm
Input sensitivity	finrf	Pfinre	RF PLL, 50 Ω system	-15	-	+2	dBm
	OSCIN	Vosc	_	0.5	-	Vcc	Vp-p
"H" level Input voltage	Data, Clock,	Vін	Schmitt trigger input	Vcc × 0.7+0.4	_	_	V
"L" level Input voltage	LE	VIL	Schmitt trigger input	_	_	Vcc× 0.3-0.4	V
"H" level Input voltage	PS	Vıн	-	Vcc× 0.7	_	_	V
"L" level Input voltage	PO	VIL	-	_	_	Vcc× 0.3	V
"H" level Input current	Data,	I _{IH} *4	_	-1.0	-	+1.0	
"L" level Input current	Clock, LE, PS	IIL*4	_	-1.0	_	+1.0	μΑ
"H" level Input current		Іін	_	0	_	+100	
"L" level Input current	OSCIN	I ı∟ ^{*4}	_	-100	_	0	μΑ
"H" level output voltage	LD/fout	Vон	Vcc=V _p =2.7V, Iон=-1mA	Vcc - 0.4	_	_	V
"L" level output voltage		Vol	Vcc=Vp=2.7V, loL=1mA	_	_	0.4	
"H" level output voltage	Doir	V _{DOH}	Vcc=Vp=2.7V, IDOH=-0.5mA	Vp – 0.4	_	_	V
"L" level output voltage	Dorf	V _{DOL}	Vcc=Vp=2.7V, IDOL=0.5mA	_	_	0.4	
High impedance cutoff current	Doif Dorf	loff	Vcc=Vp=2.7V, Voff=0.5V to Vp=0.5V	_	_	2.5	nA
"H"level Output current	LD/fout	І он*4	Vcc = Vp = 2.7V	_	-	-1.0	m ^
"L" level Output current	LD/10ut	IDOL	Vcc = Vp = 2.7V	1.0	-	-	mA

(Continued)


MB15F73UL

(Continued)

Ta =(Vcc = 2.4 to 3.6 V, Ta = -40 to +85°C)

Parameter		Symbol	Condi	ition		Value		Unit
Farameter		Symbol	Condi	Ition	Min.	Тур.	Max.	Unit
			Vcc=Vp	CS bit ="1"	-8.2	-6.0	-4.1	
"H"level Output current	D отх*8	IDOH*4	=2.7 V V _{DOH} =V _p /2 Та= 25°С	CS bit ="0"	-2.2	-1.5	-0.8	mΛ
	Dorx		Vcc=Vp	CS bit ="1"	4.1	6.0	8.2	mA
"L" level Output current		IDOL	=2.7 V V _{DOL} =V _p /2 Ta= 25°C	CS bit ="0"	0.8	1.5	2.2	
	Ідоц/Ідон	I DOMT ^{*5}	V _{DO} =V _p /2		_	3	_	%
Charge pump	vs V _{DO}	DOVD*6	0.5V ≤ VDO ≤ V	/p-0.5V	_	10	_	%
current rate	vs Ta	IDOTA*7	-40°C ≤ Ta ≤ 8 V _{DO} =V _p /2	35 °C,	_	5	_	%

- *1: Conditions; fosc=12.8MHz, Ta = 25°C, SW="L" in locking state.
- *2: Vccif=Vpif=Vccrf=Vprf=2.7V, fosc=12.8MHz, Ta = 25°C, in power saving mode.
- *3: AC coupling. 1000pF capacitor is connected under the condition of min. operating frequency.
- *4: The symbol "-"(minus) means direction of current flow.
- *5: Vcc=Vp=2.7V, Ta=25°C (||I₃| |I₄||) / [(|I₃| + |I₄|)/2] x 100(%)
- *6: Vcc=Vp=2.7V, Ta=25°C [(||I₂| |I₁||) /2] / [(|I₁| + |I₂|)/2] x 100(%) (Applied to each Ірод, Ірод)
- *7: Vcc=Vp=2.7V, [(||Ioo(85c)| |Ioo(-40c)||)/2]/[(|Ioo(85c)| + |Ioo(-40c)|)/2] x 100(%) (Applied to each Iool, Iooh)
- *8: When Charge pump current is measured, set LDS="0", T1="0" and T2="1".
- *9: PSiF=PSRF=GND (VIL=GND and VIH=Vcc for Clock, Data, LE)



Dec. 2000 Edition 2.0

[Table. 8]

■ FUNCTIONAL DESCRIPTIONS

The divide ratio can be calculated using the following equation:

 $f_{VCO} = \{(P \times N) + A\} \times f_{OSC} \div R$

fvco: Output frequency of external voltage controlled oscillator (VCO)

P: Preset divide ratio of dual modulus prescaler (8 or 16 for IF-PLL, 64 or 128 for RF-PLL)

N: Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)

A: Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$, condition; A < N)

fosc: Reference oscillation frequency

R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)

Serial Data Input

Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of IF/RF-PLL sections, programmable reference dividers of IF/RF-PLL sections are controlled individually.

Serial data of binary data is entered through Data pin.


On a rising edge of clock, one bit of serial data is transferred into the shift register. On a rising edge of load enable signal, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

Table1. Control Bit

Con	ntrol bit	Destination of serial data
CN1	CN2	Destination of Serial data
0	0	The programmable reference counter for the IF-PLL.
1	0	The programmable reference counter for the RF-PLL.
0	1	The programmable counter and the swallow counter for the IF-PLL
1	1	The programmable counter and the swallow counter for the RF-PLL

Shift Register Configuration

CS



R1 to R14 : Divide ratio setting bits for the programmable reference counter (3 to 16,383) [Table. 2]
T1, 2 : LD/fout output setting bit [Table. 3]

X : Dummy bits(Set "0" or "1")

: Charge pump current select bit

NOTE: Data input with MSB first.

Pro	gran	nmak	ole C	ount	er																
LSB		Data Flow → N									MSB										
1 2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
C C N N 1 2	L D S	S W IF/RF	F C IF/RF	A 1	A 2	A 3	A 4	A 5	A 6	A 7	N 1	N 2	N 3	N 4	N 5	N 6	N 7	N 8	N 9	N 10	N 11
	CN1, 2 : Control bit [Table. 1] N1 to N11 : Divide ratio setting bits for the programmable counter (3 to 2,047) [Table. 4] A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127) [Table. 5] SWIF/RF : Divide ratio setting bit for the prescaler (8/9 or 16/17 for the SWIF, 64/65 or 128/129 for the SWRF) FCIF/RF : Phase control bit for the phase detector(IF : FCIF, RF : FCRF) [Table. 7] LDS : LD/fout signal select bit [Table. 3] NOTE: Data input with MSB first.																				

Table2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
				•		•				•	•			•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 3 is prohibited.

Table.3 LD/fout output Selectable Bit Setting

LD/fout	pin state	LDS	T1	T2
		0	0	0
LD o	utput	0	1	0
		0	1	1
	frıF	1	0	0
fout	frrf	1	1	0
output	fpıғ	1	0	1
	fprf	1	1	1

Dec. 2000 Edition 2.0

Table.4 Binary 11-bit Programmable Counter Data Setting

Divide ratio (N)	N 11	N 10	N 9	N 8	N 7	N	N 5	N 4	N 3	N 2	N 1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
·			·	•	·		·	•	•		·
2047	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 3 is prohibited.

Table.5 Binary 7-bit Swallow Counter Data Setting

Divide ratio (N)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
	•	•			•		•
127	1	1	1	1	1	1	1

Note: • Divide ratio (A) range = 0 to 127

Table. 6 Prescaler Data Setting

		SW = "1"	SW = "0"
Prescaler	IF-PLL	8/9	16/17
divide ratio	RF-PLL	64/65	128/129

Table. 7 Phase Comparator Phase Switching Data Setting

	FCIF,RF = 1	FCIF,RF = 0		
	Do IF,RF			
fr > fp	Н	L		
fr = fp	Z	Z		
fr < fp	L	Н		
VCO polarity	1	2		

Note: • Z = High-impedance

 Depending upon the VCO and LPF polarity, FC bit should be set.




Table. 8 Charge Pump Current Setting

CS	Current value		
1	<u>+</u> 6.0 mA		
0	<u>+</u> 1.5 mA		

4. Power Saving Mode (Intermittent Mode Control Circuit)

Table 9. PS Pin Setting

PS pin	Status		
Н	Normal mode		
L	Power saving mode		

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.

The phase detector output, Do, becomes high impedance.

For the single PLL, the lock detector, LD, remains high, indicating a locked condition.

For the dual PLL, the lock detector, LD, is as shown in the LD Output Logic table.

Setting the PS pin high, releases the power saving mode, and the device works normally.


The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time.

To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.


Note: When power (Vcc) is first applied, the device must be in standby mode, PS=Low, for at least 1 μs .

MB15F73UL Dec. 2000 Edition 2.0

Note: • PS pin must be set at "L" for Power ON.



■ SERIAL DATA INPUT TIMING



On the rising edge of the clock, one bit of data is transferred into the shift register.


Parameter	Min.	Тур.	Max.	Unit
t1	20	_	_	ns
t2	20	_	_	ns
t3	30	_	_	ns
t4	30	_	_	ns

Parameter	Min.	Тур.	Max.	Unit
t5	100	_	-	ns
t6	20	_	-	ns
t7	100	_	_	ns

Note: LE should be "L" when the data is transferred into the shift register.

Dec. 2000 Edition 2.0


■ PHASE DETECTOR OUTPUT WAVEFORM



Note: • Phase error detection range = -2π to $+2\pi$

- Pulses on DoiF/RF signals are output to prevent dead zone.
- LD output becomes low when phase error is two or more.
- LD output becomes high when phase error is twL or less and continues to be so for three cycles or more.
- twu and twL depend on OSCin input frequency as follows.
 twu ≥ 2/fosc: i.e. twu ≥ 156.3ns when foscin = 12.8 MHz
 twL ≤ 4/fosc: i.e. twL ≤ 312.5ns when foscin = 12.8 MHz


■ TEST CIRCUIT (for Measuring Input Sensitivity fin/OSCin)




Note: TSSOP-20

MB15F73UL Dec. 2000 Edition 2.0

■ APPLICATION EXAMPLE



■ PACKAGE DIMENSION



(Continued)

Dec. 2000 Edition 2.0

(Continued)

20 pad, Plastic BCC (LCC-20P-M05)

