ASSP for Power Supply Applications (Secondary battery)

DC/DC Converter IC for Charging Li-ion Battery

MB39A114

DESCRIPTION

The MB39A114 is a DC/DC converter IC of pulse width modulation (PWM) type for charging, capable of independently controlling the output voltage and output current. It is suitable for down conversion.

MB39A114 can dynamically control the secondary battery's charge current by detecting a voltage drop in an AC adapter to keep its power constant (dynamically-controlled charging).


This IC can easily set the charge current value, making it ideal for use as a built-in charging device in products such as notebook PC.

FEATURES

- Built-in constant current control circuit in 2-system.
- Analog control of charge current value is possible. (+INE1 terminal and +INE2 terminal)
- Built-in AC adapter detection function (When Vcc is lower than the battery voltage +0.2 V, output is fixed in the off.)
- Constant voltage control state detection function (CVM terminal) enables prevention of mis-detection for full charge.
- Built-in overvoltage detection function (OVP terminal) of charge voltage

(Continued)


PACKAGE





(Continued)


- Wide range of operating power-supply voltage range : 8 V to 25 V
- Built-in output setting resistor
- Built-in switching function (SEL terminal) of output setting voltage 16.8 V or 12.6 V
- Output voltage setting accuracy $\pm 0.74\%$ (Ta = -10 °C to +85 °C)
- Built-in high accuracy current detection amplifier $\pm 5\%$ (At the input voltage difference of 100 mV) ,
 - \pm 15% (At the input voltage difference of 20 mV)
- Output voltage setting resistor is open to enable prevention of invalidity current at IC standby ($I_{CC} = 0 \ \mu A \ Typ$).
- Oscillation frequency range
 : 100 kHz to 500 kHz
- Built-in current detection Amp with wide in-phase input voltage range : 0 V to Vcc
- Built-in soft-start function independent of loads
- Built-in standby current function $: 0 \ \mu A (Typ)$
- Built-in totem-pole type output stage supporting Pch MOS FET devices.



3

■ PIN DESCRIPTION

Pin No.	Symbol	I/O	Description	
1	–INC2	I	Current detection amplifier (Current Amp2) inverted input terminal	
2	OUTC2	0	Current detection amplifier (Current Amp2) output terminal	
3	+INE2	I	Error amplifier (Error Amp2) non-inverted input terminal	
4	-INE2	I	Error amplifier (Error Amp2) inverted input terminal	
5	CVM	0	Open drain type output terminal of constant voltage control state detec- tion comparator (CV Comp.)	
6	VREF	0	Reference voltage output terminal	
7	FB12	0	Error amplifier (Error Amp1, Error Amp2) output terminal	
8	-INE1	I	Error amplifier (Error Amp1) inverted input terminal	
9	+INE1	I	Error amplifier (Error Amp1) non-inverted input terminal	
10	OUTC1	0	Current detection amplifier (Current Amp1) output terminal	
11	SEL	0	Charge voltage setting switch terminal (3 cell or 4 cell) "H" level in SEL terminal : charge voltage setting 16.8 V (4 Cell) "L" level in SEL terminal : charge voltage setting 12.6 V (3 Cell)	
12	-INC1	I	Current detection amplifier (Current Amp1) inverted input terminal	
13	+INC1	I	Current detection amplifier (Current Amp1) non-inverted input terminal	
14	CTL	I	Power-supply control terminal Setting the CTL terminal at "L" level places the IC in the standby mode.	
15	FB3	0	Error amplifier (Error Amp3) output terminal	
16	-INE3	I	Error amplifier (Error Amp3) inverted input terminal	
17	RT		Triangular wave oscillation frequency setting resistor connection terminal	
18	OVP	0	Open drain type output terminal overvoltage detection comparator (OV Comp.)	
19	VH	0	Power supply terminal for FET drive circuit (VH = $Vcc - 6 V$)	
20	OUT	0	External FET gate drive terminal	
21	VCC		Power supply terminal for reference power supply, control circuit and output circuit	
22	CS		Soft-start capacitor connection terminal	
23	GND		Ground terminal	
24	+INC2	I	Current detection amplifier (Current Amp2) non-inverted input terminal	



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Rat	Unit	
Falametei	Symbol	Conditions	Min	Max	
Power supply voltage	Vcc	VCC terminal	—	28	V
Output current	Ιουτ	—	—	60	mA
Peak output current	Ιουτ	$Duty \le 5\%$ (t = 1/fosc × Duty)		700	mA
Power dissipation	PD	Ta ≤ +25 °C		740*	mW
Storage temperature	Тѕтс	—	-55	+125	°C

* : The packages are mounted on the dual-sided epoxy board (10 cm \times 10 cm) .

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions		Unit		
Falameter	Symbol	Conditions	Min	Тур	Max	Unit
Power supply voltage	Vcc	VCC terminal	8		25	V
Reference voltage output current	IREF		-1	_	0	mA
VH terminal output current	Ivн		0		30	mA
	VINE	-INE1 to -INE3, +INE1, +INE2 terminal	0		5	V
Input voltage	VINC	+INC1, +INC2, -INC1, -INC2 terminal	0		Vcc	V
CTL terminal input voltage	Vctl		0		25	V
Output current	Ιουτ		-45		+45	mA
Peak output current	Ιουτ	Duty = 5% (t = 1/fosc × Duty)	-600		+600	mA
CVM terminal output voltage	Vсvм		0		25	V
CVM terminal output current	Сли		0		1	mA
OVP terminal output voltage	Vovp		0		25	V
OVP terminal output current	IOVP		0		1	mA
SEL terminal input voltage	VSEL		0		25	V
Oscillation frequency	fosc		100	300	500	kHz
Timing resistor	R⊤		27	47	130	kΩ
Soft-start capacitor	Cs			0.022	1.0	μF
VH terminal capacitor	Сун			0.1	1.0	μF
Reference voltage output capacitor	Cref	—		0.1	1.0	μF
Operating ambient temperature	Та	—	-30	+25	+85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

						25 °C)		
Parameter		Symbol	Pin No.	Conditions	Min	Тур	Max	Unit
	Output valtage	V _{REF1}	6	Ta = +25 °C	4.975	5.000	5.025	V
D (Output voltage	VREF2	6	$Ta = -10 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$	4.963	5.000	5.037	V
Reference voltage block	Input stability	Line	6	VCC = 8 V to 25 V		3	10	mV
[REF]	Load stability	Load	6	VREF = 0 mA to -1 mA		1	10	mV
	Output current at short circuit	los	6	VREF = 1 V	-50	-25	-12	mA
Under voltage	Threshold	Vtlh	6	VREF = _	2.6	2.8	3.0	V
lockout	voltage	Vthl	6	VREF = Ţ_	2.4	2.6	2.8	V
protection circuit block [UVLO]	Hysteresis width	Vн	6			0.2*		V
Soft start block [SOFT]	Charge current	Ics	22	_	-14	-10	-6	μA
Triangular wave	Oscillation frequency	fosc	20	RT = 47 kΩ	270	300	330	kHz
oscillator block [OSC]	Frequency temperature stability	∆f/fdt	20	Ta = -30 °C to +85 °C		1*		%
	Input offset voltage	Vio	3, 4, 8, 9	FB12 = 2 V		1	5	mV
	Input bias current	Ів	3, 4, 8, 9		-100	-30		nA
	In-phase input voltage range	Vсм	3, 4, 8, 9		0		Vcc-1.8	V
Error amplifier	Voltage gain	Av	7	DC		100*		dB
block [Error Amp1, Error Amp2]	Frequency bandwidth	BW	7	Av = 0 dB		1.3*		MHz
		Vfbh	7		4.8	5.0		V
	Output voltage	Vfbl	7			0.8	0.9	V
	Output source current	ISOURCE	7	FB12 = 2 V		-120	-60	μA
	Output sink current	Isink	7	FB12 = 2 V	2.0	4.0		mA

* : Standard design value

current

(Continued)

Parameter		Symbol Pin No.		(VCC = 19)	Value			
		Зутвої	PIN NO.	Conditions	Min	Тур	Max	Unit
	Voltage gain	Av	15	DC		100*		dB
	Frequency bandwidth	BW	15	Av = 0 dB	_	1.3*	_	MHz
	Output voltage	Vfbh	15	_	4.8	5.0		V
	Output voltage	Vfbl	15	_		0.8	0.9	V
	Output source current	ISOURCE	15	FB3 = 2 V		-120	-60	μA
	Output sink current	Isink	15	FB3 = 2 V	2.0	4.0	_	mA
		V _{TH1}	1	SEL = 5 V, FB3 = 2 V, Ta = +25 °C	16.716	16.800	16.884	V
Error amplifier	Threshold	V _{TH2}	1	SEL = 5 V, FB3 = 2 V, Ta = -10 °C to +85 °C	16.676	16.800	16.924	V
block [Error Amp3]	voltage	Vтнз	1	SEL = 0 V, FB3 = 2 V, Ta = +25 °C	12.537	12.600	12.663	V
		V _{TH4}	1	SEL = 0 V, FB3 = 2 V, Ta = -10 °C to +85 °C	12.507	12.600	12.694	V
	Input current	lin	1	-INC2 = 16.8 V		84	150	μΑ
		IINL	1	VCC = 0 V, -INC2 = 16.8 V			1	μΑ
	Input resistance	R1	1, 16		105	150	195	kΩ
		R2	16	_	35	50	65	kΩ
	SEL input	Von	11	+INE3 = 4.2 V (4 Cell setting)	2		25	V
	voltage	Voff	11	+INE3 = 3.15 V (3 Cell setting)	0	_	0.8	V
	Input current	ISELH	11	SEL = 5 V		50	100	μΑ
Input o	input current	SELL	11	SEL = 0 V		0	1	μΑ
Current detection amplifier block [Current Amp1, Current Amp2]	Input offset voltage	Vio	1, 12, 13, 24	+INC1 = +INC2 = -INC1 = -INC2 = 3 V to VCC	-3	_	+3	mV
		I + INCH	13, 24	+INC1 = +INC2 = 3 V to VCC, $\Delta V_{IN} = -100 \text{ mV}$		20	30	μA
	Input current	I — INCH	12	+INC1 = 3 V to VCC, $\Delta V_{IN} = -100 \text{ mV}$		0.1	0.2	μA
		I + INCL	13, 24	+INC1 = +INC2 = 0 V, $\Delta V_{IN} = -100 \text{ mV}$	-180	-120		μA
			1, 12	+INC1 = +INC2 = 0 V, $\Delta V_{IN} = -100 \text{ mV}$	-195	-130		μA

(VCC = 19 V, VREF = 0 mA, Ta = $+25 \circ$ C)

* : Standard design value

(Continued)

(VCC = 19 V, VREF = 0 mA, Ta = +25 $^{\circ}$ C)

Parameter						Value		
		Symbol	PIN NO.	Conditions	Min	Тур	Max	Unit
		Voutc1	2, 10	+INC1 = +INC2 = 3 V to VCC, $\Delta V_{IN} = -100 \text{ mV}$	1.9	2.0	2.1	V
	Current detection	Voutc2	2, 10	+INC1 = +INC2 = 3 V to VCC, $\Delta V_{IN} = -20 \text{ mV}$	0.34	0.40	0.46	V
	voltage	Vоитсз	2, 10	+INC1 = +INC2 = 0 V, $\Delta V_{IN} = -100 mV$	1.8	2.0	2.2	V
		Voutc4	2, 10	+INC1 = +INC2 = 0 V, $\Delta V_{IN} = -20 mV$	0.2	0.4	0.6	V
Current detection	In-phase input voltage range	Vсм	1, 12, 13, 24		0		Vcc	V
amplifier block [Current Amp1, Current Amp2]	Voltage gain	Av	2, 10	+INC1 = +INC2 = 3 V to VCC, $\Delta V_{IN} = -100 \text{ mV}$	19	20	21	V/V
ourion(, inp2]	Frequency bandwidth	BW	2, 10	$A_V = 0 dB$		2*		MHz
	Output voltage	Voutch	2, 10	_	4.7	4.9		V
		VOUTCL	2, 10			20	200	mV
	Output source current	ISOURCE	2, 10	OUTC1 = OUTC2 = 2 V	_	-2	-1	mA
	Output sink current	Isink	2, 10	OUTC1 = OUTC2 = 2 V	150	300		μA
PWM		Vtl	7, 15	Duty cycle = 0%	1.4	1.5		V
comparator block [PWM Comp.]	Threshold voltage	Vth	7, 15	Duty cycle = 100%		2.5	2.6	v
	Output source current	ISOURCE	20	$\begin{array}{l} OUT = 13 \text{ V, } Duty \leq 5\% \\ (t = 1/fosc \times Duty) \end{array}$		- 400*		mA
Output block [OUT]	Output sink current	Isink	20	$\begin{array}{l} OUT = 19 \text{ V, } Duty \leq 5\% \\ (t = 1/fosc \times Duty) \end{array}$	_	400*		mA
	Output ON	Rон	20	OUT = - 45 mA		6.5	9.8	Ω
	resistor	Rol	20	OUT = 45 mA		5.0	7.5	Ω
	Rise time	tr₁	20	OUT = 3300 pF		50*		ns
	Fall time	tf₁	20	OUT = 3300 pF		50*		ns
10	Threshold	Vtlh	21	VCC = _, -INC2 = 16.8 V	17.2	17.4	17.6	V
AC adaptor detection block	voltage	VTHL	21	VCC = ୕୳_ , −INC2 = 16.8 V	16.8	17.0	17.2	V
[UV Comp.]	Hysteresis width	Vн	21	_		0.4*		V

* : Standard design value

(Continued)


(Continued)


				(VC	C = 19 V, \	Value	mA, Ia = +	25 °C)
Parameter		Symbol	Pin No. Conditions			Unit		
		Cymson		oonanono	Min	Тур	Мах	0
	Threshold	Vtlh	5	FB3 = _	2.6	2.7	2.8	V
	voltage	Vthl	5	FB3 = ¯⊻_	2.5	2.6	2.7	V
Constant voltage control	Hysteresis width	Vн	5	_		0.1*		V
state detection block [CV Comp.]	CMV terminal output leak current	Ileak	5	CVM = 25 V		0	1	μA
	CVM terminal output ON resistor	Ron	5	CVM = 1 mA		200	400	Ω
	Threshold	Vtlh	18	FB3 = _	1.3	1.4	1.5	V
	voltage	VTHL	18	FB3 = T	1.2	1.3	1.4	V
Overvoltage	Hysteresis width	Vн	18			0.1*		V
detection block [OV Comp.]	OVP terminal output leak current	ILEAK	18	OVP = 25 V		0	1	μA
		Ron	18	OVP = 1 mA		200	400	Ω
	CTL input	Von	14	IC operating state	2	—	25	V
Control block	voltage	Voff	14	IC standby staet	0	—	0.8	V
[CTL]	Input current	Істін	14	CTL = 5 V		100	150	μA
	input current	ICTLL	14	CTL = 0 V		0	1	μA
Bias voltage block [VH]	Output voltage	Vн	19	VCC = 8 V to 25 V, VH = 0 mA to 30 mA	Vcc - 6.5	Vcc-6.0	Vcc - 5.5	V
General	Standby current	Iccs	21	CTL = 0 V		0	10	μA
General	Power supply current	Icc	21	CTL = 5 V		5	7.5	mA


(VCC = 19 V, VREF = 0 mA, Ta = +25 °C)


* : Standard design value

■ TYPICAL CHARACTERISTICS









FUNCTIONAL DESCRIPTION

1. DC/DC Converter Block

(1) Reference voltage block (REF)

The reference voltage circuit generator uses the voltage supplied from the VCC terminal (pin 21) to generate a temperature compensated stable voltage (5.0 V Typ) used as the reference supply voltage for the internal circuits of the IC. It is also possible to supply the load current of up to 1 mA to external circuits as a output reference voltage through the VREF terminal (pin 6).

(2) Triangular wave oscillator block (OSC)

The triangular wave oscillator block has built-in capacitor for frequency setting, and generates the triangular wave oscillation waveform by connecting the frequency setting resistor with the RT terminal (pin 17).

The triangular wave is input to the PWM comparator circuits on the IC.

(3) Error amplifier block (Error Amp1)

The error amplifier (Error Amp1) detects voltage drop of the AC adapter and outputs a PWM control signal.

Also, by connecting feedback resistor and capacitor between FB12 terminal (pin 7) and –INE1 terminal (pin 8), it is possible to set the desired level of loop gain, to provide stabilized phase compensation to the system.

The CS terminal (pin 22) can be connected to a soft-start capacitor to prevent rush currents at startup. The soft start time is detected by the error amplifier, which provides a constant soft-start time independent of output load.

(4) Error amplifier block (Error Amp2)

The amplifier detects output signal from the current detection amplifier (Current Amp 2). This is amplifier providing PWM control signal by comparing to +INE2 terminal (pin3), and it is used to control the charging current.

Also, by connecting feedback resistor and capacitor between FB12 terminal (pin 7) and –INE2 terminal (pin 4), it is possible to set the desired level of loop gain, to provide stabilized phase compensation to the system.

The CS terminal (pin 22) can be connected to a soft-start capacitor to prevent rush currents at startup. The soft start time is detected by the error amplifier, which provides a constant soft-start time independent of output load.

(5) Error amplifier block (Error Amp3)

The error amplifier (Error Amp3) detects output voltage of the DC/DC converter and outputs a PWM control signal. Output voltage become 16.8 V if the SEL terminal is set in "H" level, and become 12.6 V if it sets in "L" level.

Also, by connecting feedback resistor and capacitor between FB3 terminal (pin 15) and –INE3 terminal (pin 16), it is possible to set the desired level of loop gain, to provide stabilized phase compensation to the system.

The CS terminal (pin 22) can be connected to a soft-start capacitor to prevent rush currents at startup. The soft start time is detected by the error amplifier, which provides a constant soft-start time independent of output load.

(6) Current detection amplifier block (Current Amp1)

The current detection amplifier (Current Amp1) detects a voltage drop which occurs between both ends of the output sense resistor (Rs) due to the flow of the charge current, using the +INC1 terminal (pin 13) and -INC1 terminal (pin 12). Then it outputs the signal amplified by 20 times to the error amplifier (Error amp1) at the next stage.

(7) Current detection amplifier block (Current Amp2)

The current detection amplifier (Current Amp2) detects a voltage drop which occurs between both ends of the output sense resistor (Rs) due to the flow of the charge current, using the +INC2 terminal (pin 24) and -INC2 terminal (pin 1). Then it outputs the signal amplified by 20 times to the error amplifier (Error Amp2) at the next stage.

(8) PWM comparator block (PWM Comp.)

The PWM comparator circuit is a voltage-pulse width converter that controls the output duty of the error amplifier (Error Amp.1 to Error Amp.3) according to the output voltage.

It is compared between triangular wave voltage generated in triangular wave oscillator and error amplifier output voltage and during intervals when the triangular wave voltage is lower than the error amplifier output voltage, an external output transistor is switched on.

(9) Output block (OUT)

The output circuit uses a totem-pole configuration and is capable of driving an external P-ch MOS FET device.

For the output "L" level, set the output amplitude to 6 V (Typ) using the voltage generated by the bias voltage block (VH) .

This results in higher conversion efficiency and suppressing the withstand voltage of the connected external transistor even in a wide range of input voltages.

(10) Power control (CTL)

Setting the CTL terminal (14 pin) low places the IC in the standby mode. (Power supply current 10 μA max at standby mode.)

CTL function table

CTL	Power
L	OFF (Standby)
Н	ON (Active)

(11) Bias voltage block (VH)

The bias voltage circuit outputs V_{CC} – 6 V (Typ) as the minimum potential of the output circuit. In the standby mode, this circuit outputs the potential equal to VCC.

2. Protection Function

(1) Under voltage lockout protection circuit (UVLO)

The transient state, which occurs when the power supply (VCC) is turned on, a momentary decrease in supply voltage or internal reference voltage (VREF), may cause the control IC to malfunction, resulting in breakdown or degradation of the system. To prevent such malfunctions, under voltage lockout protection circuit detects a internal reference voltage drop and fixes the OUT terminal (pin 20) at the "H" level.

The system restores voltage supply when the internal reference voltage reaches the threshold voltage of the under voltage lockout protection circuit.

Protection circuit	(UVLO)	operation function table.

At UVLO operating (VREF voltage is lower than UVLO threshold voltage.)

OUT	CS	CVM	OVP
Н	L	Н	Н

(2) AC adapter detection block (UV Comp.)

This block detects that power-supply voltage (VCC) is lower than the battery voltage +0.2 V (Typ), and OUT terminal (pin 18) is fixed at the High level. The system restores voltage supply when the supply voltage reaches the threshold voltage of the AC adapter detection block.

Protection circuit (UV Comp.) operation function table.

At UV Comp. operating (VCC voltage is lower than UV Comp. threshold voltage.)

OUT	CS
Н	L

3. Soft start Function

Soft start block (SOFT)

Connecting a capacitor to the CS terminal (pin 22) prevents rush currents from flowing upon activation of the power supply. Using the error amplifier to detect a soft start allows to soft-start at constant setting time intervals independent of the output load of the DC/DC converter.

4. Detection Function

(1) Constant voltage control state detection block. (CV Comp.)

Error amplifier (Error Amp3) detects the voltage at FB3 terminal (pin 15) falling to or below 2.6 V (Typ) and outputs the Low level to the constant voltage control state detection block output terminal (CVM, pin 5).

(2) Overvoltage state detection block (OV Comp.)

Error amplifier (Error Amp3) detects the voltage at FB3 terminal (pin 15) falling to or below 1.3 V (Typ) and outputs the High level to the overvoltage detection block output terminal (OVP, pin 18).

5. Switching function

Output voltage switching function block (SEL)

The charge voltage is set in 16.8 V or 12.6 V by SEL terminal (pin 11) . SEL function table

SEL	DC/DC output setting voltage			
Н	16.8 V			
L	12.6 V			


SETTING THE CHARGING VOLTAGE

The setting of the charging voltage is switched to 3 cell or 4 cell by the SEL terminal. As for the charge voltage, the SEL terminal becomes 16.8 V at "H" level. It become 12.6 V at "L" level.

Charging voltage of battery : Vo

 $Vo(V) = (150 \text{ k}\Omega + 50 \text{ k}\Omega) / 50 \text{ k}\Omega \times 4.20 \text{ V} = 16.8 \text{ (SEL} = \text{H})$

 $V_{0}(V) = (150 \text{ k}\Omega + 50 \text{ k}\Omega) / 50 \text{ k}\Omega \times 3.15 \text{ V} = 12.6 \text{ (SEL} = \text{L})$



SETTING THE CHARGING CURRENT

The charging current value (output limit current value) is set at the +INE2 terminal (pin 3) .

If a current exceeding the set value attempts to flow, the charge voltage drops according to the set current value.

Battery charge current setting voltage : +INE2 +INE2 (V) = $20 \times I1$ (A) $\times Rs$ (Ω)

SETTING THE TRIANGULAR WAVE OSCILLATION FREQUENCY

The triangular wave oscillation frequency can be set by connecting a timing resistor (R_T) to the RT terminal (pin 17).

Triangular wave oscillation frequency : fosc fosc (kHz) \Rightarrow 14100/R_T (k Ω)

■ SETTING THE SOFT START TIME

(1) Setting constant voltage mode soft start


To prevent rush currents when the IC is turned on, you can set a soft-start by connecting soft-start capacitors (C_s) to the CS terminal (pin 22).


When CTL terminal (pin 14) is "H" levels and IC is activated (V_{CC} \ge UVLO threshold voltage), Q2 becomes off and the external soft-start capacitors (Cs) connected to CS terminal are charged at 10 μ A.

The error amplifier output (FB3 terminal (pin 15)) is determined by comparison between the lower voltage of the two non-inverted input terminal voltage (internal reference voltage 4.2 V (Typ) , CS terminal voltages) and the inverted input terminal voltage (–INE3 terminal (pin 16) voltage). The FB3 is decided for the soft-start period (CS terminal voltage < 4.2 V) by the comparison between –INE3 terminal voltage and CS terminal voltage. The DC/DC converter output voltage rises in proportion to the CS terminal voltage as the soft-start capacitor externally connected to the CS terminal is charged. The soft-start time is obtained from the following formula :

Soft start time : ts (time until output voltage 100%)

ts (s) \Rightarrow 0.42 × Cs (μ F)





(2) Setting constant current mode soft-start

To prevent rush currents when the IC is turned on, you can set a soft-start by connecting soft-start capacitors (Cs) to the CS terminal (pin 22).

When CTL terminal (pin 14) is "H" levels and IC activated (VREF \ge UVLO threshold voltage), Q2 becomes off and the external soft-start capacitors (Cs) connected to CS terminal are charged at 10 μ A.


The error amplifier1 output (FB12 terminal (pin 7)) is determined by comparison between the lower voltage of the two non-inverted input terminal voltage (+INE1 terminal (pin 9) voltage, CS terminal voltages) and the inverted input terminal voltage (-INE1 terminal (pin 8) voltage). The FB12 is decided for the soft-start period (CS terminal voltage < +INE1) by the comparison between -INE1 terminal voltage and CS terminal voltage. The DC/DC converter output voltage rises in proportion to the CS terminal voltage as the soft-start capacitor externally connected to the CS terminal is charged.


The error amplifier2 output (FB12 terminal (pin 7)) is determined by comparison between the lower voltage of the two non-inverted input terminal voltage (+INE2 terminal (pin 3) voltage, CS terminal voltages) and the inverted input terminal voltage (-INE2 terminal (pin 4) voltage). The FB12 is decided for the soft-start period (CS terminal voltage < +INE2) by the comparison between -INE2 terminal voltage and CS terminal voltage. The DC/DC converter output voltage rises in proportion to the CS terminal voltage as the soft-start capacitor externally connected to the CS terminal is charged.

The soft-start time is obtained from the following formula :

Soft start time : ts (time until output voltage 100%)

ts (s) \Rightarrow +INE1 (+INE2) /10 μ A × Cs (μ F)






Soft start circuit

■ SETTING THE DYNAMICALLY-CONTROLLED CHARGING

With an external resistor connected to +INE1 terminal (pin 9), dynamically-controlled charging mode to reduce the charge current to keep AC adapter power constant when the partial potential point A of AC adapter voltage (VCC) become lower the -INE1 terminal voltage.

Dynamically-controlled charging setting voltage : Vth





ABOUT CONSTANT VOLTAGE CONTROL STATE DETECTION/ OVERVOLTAGE DETECTION TIMING CHART


In the constant voltage control state, the CVM terminal (pin 5) of the constant voltage control state detection block (CV Comp.) outputs the "L" level when the voltage at the FB3 terminal (pin 15) of the error amplifier (Error Amp3) becomes 2.6 V (Typ) or less.

When the DC/DC converter output voltage enters the state of the overvoltage higher than a setting voltage, the voltage at FB3 terminal (pin 15) of the error amplifier (Error Amp3) becomes 1.3 V (Typ) or less. As a result, the OVP terminal (pin 18) of the overvoltage detection block (OVComp.) outputs the "H" level.

Error Amp3 FB3 - 2.6 V CV Comp. VTHL 2.5 V Error Amp2 Error Amp1 FB12 1.5 V 1.3 V OV Comp. VTHL CV Comp. CVM OV Comp. OVP OUT Constant voltage Overvoltage Constant current control control State


Both of the CVM terminal and the OVP terminal are open-drain output forms :


■ ABOUT THE OPERATION TIMING CHART



■ PROCESSING WITHOUT USING OF THE CURRENT AMP1 AND AMP2


When Current Amp is not used, connect the +INC1 terminal (pin 13), and -INC1 terminal (pin 12) to VREF, and be short-circuited of +INC2 terminal (pin 24) and -INC2 terminal (pin 1), and then leave OUTC1 terminal (pin 10) and OUTC terminal (pin 2) open.





■ PROCESSING WITHOUT USING OF THE ERROR AMP1 AND AMP2


When Error Amp is not used, leave FB12 terminal (pin 7) open and connect the –INE1 terminal (pin 8) and –INE2 terminal (pin 4) to GND, and connect +INE1 terminal (pin 9) and +INE2 terminal (pin 3) to VREF.




■ PROCESSING WITHOUT USING OF THE CS TERMINAL

When soft-start function is not used, leave the CS terminal (pin 22) open.


• Connection when no soft-start time is specified




■ I/O EQUIVALENT CIRCUIT



(Continued)



■ APPLICATION EXAMPLE



■ PARTS LIST

COMPONENT	ITEM	SPECIFICATION		VENDOR	PARTS No.
Q1, Q3 Q2	Pch FET Nch FET	VDS = -30 V, ID = -7.0 A VDS = 30 V, ID = 1.4 A		NEC SANYO	μPA2714GR MCH3401
D1, D2	Diode	$VF=0.42\;V\;(Max)$, At $IF=3\;A$		ROHM	RB053L-30
L1	Inductor	15 μH	$3.6 \text{ A}, 50 \text{ m}\Omega$	SUMIDA	CDRH104R-150
C1, C2, C4 C3 C6 C7, C9 C8 C10 C11	Ceramics Condenser OS-CON™ Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser	4.7 μF 22 μF 1500 pF 0.1 μF 0.01 μF 4700 pF 0.022 μF	25 V 20 V 50 V 50 V 50 V 50 V 50 V	TDK SANYO TDK TDK TDK TDK TDK	C3225JB1E475K 20SVP22M C1608JB1H152K C1608JB1H104K C1608JB1H103K C1608JB1H472K C1608JB1H472K C1608JB1H223K
C12	Ceramics Condenser	0.1 μF	50 V	TDK	C1608JB1H104K
R1 R2 R3, R5 R4 R6 R7	Resistor Resistor Resistor Resistor Resistor Resistor	33 mΩ 47 kΩ 330 kΩ 180 kΩ 30 kΩ 22 kΩ	1% 0.5% 0.5% 0.5% 0.5% 0.5%	KOA ssm ssm ssm ssm	SL1TTE33LOF RR0816P-473-D RR0816P-334-D RR0816P-184-D RR0816P-303-D RR0816P-223-D
R8 R9 R10 R11, R12 R13 R14 R15 R16	Resistor Resistor Resistor Resistor Resistor Resistor Resistor Resistor Resistor	100 kΩ 10 kΩ 120 kΩ 30 kΩ 20 kΩ 1 kΩ 120 Ω 200 kΩ	0.5% 0.5% 0.5% 0.5% 0.5% 0.5% 0.5% 0.5% 0.5%	ssm ssm ssm ssm ssm ssm ssm ssm	RR0816P-104-D RR0816P-103-D RR0816P-124-D RR0816P-303-D RR0816P-203-D RR0816P-102-D RR0816P-121-D RR0816P-204-D
R27	Resistor	100 kΩ	0.5%	ssm	RR0816P-104-D

Note : NEC : NEC Corporation

SANYO : SANYO Electric Co., Ltd.

ROHM : ROHM CO., LTD.

SUMIDA : Sumida Corporation

TDK : TDK Corporation

KOA : KOA Corporation

ssm : SUSUMU CO., LTD.

OS-CON is a trademark of SANYO Electric Co., Ltd.

SELECTION OF COMPONENTS

Pch MOS FET

The P-ch MOS FET for switching use should be rated for at least +20% more than the input voltage. To minimize continuity loss, use a FET with low $R_{DS(ON)}$ between the drain and source. For high input voltage and high frequency operation, on-cycle switching loss will be higher so that power dissipation must be considered. In this application, the NEC μ PA2714GR is used. Continuity loss, on/off switching loss and total loss are determined by the following formulas. The selection must ensure that peak drain current does not exceed rated values.

Continuity loss : Pc

 $Pc = Id^2 \times Rds$ (on) $\times Duty$

On-cycle swiching loss : Ps (ON)

 $\mathsf{Ps}(\mathsf{ON}) = \frac{\mathsf{V}_{\mathsf{D}}(\mathsf{Max}) \times \mathsf{I}_{\mathsf{D}} \times \mathsf{tr} \times \mathsf{fosc}}{6}$

Off-cycle switching loss : Ps (OFF)

$$\mathsf{Ps}(\mathsf{OFF}) = \frac{\mathsf{V}_{\mathsf{D}}(\mathsf{Max}) \times \mathsf{I}_{\mathsf{D}}(\mathsf{Max}) \times \mathsf{tf} \times \mathsf{fosc}}{6}$$

Total loss : PT

$$P_T = P_C + P_S (ON) + P_S (OFF)$$

Example : Using the μ PA2714GR

16.8 V setting

Input voltage V_{IN} (Max) = 25 V, output voltage V₀ = 16.8 V, drain current I_D = 3 A, oscillation frequency fosc = 300 kHz, L = 15 μ H, drain-source on resistance R_{DS} (o_N) \Rightarrow 18 mΩ, tr \Rightarrow 15 ns, tf \Rightarrow 42 ns

Drain current (Max) : ID (Max)

$$I_{D} (Max) = I_{O} + \frac{V_{IN} (Max) - V_{O}}{2L} t_{ON}$$
$$= 3 + \frac{25 - 16.8}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.672$$
$$\Rightarrow 3.6 \text{ A}$$

Drain current (Min) : ID (Min)

$$I_{D} (Min) = I_{O} - \frac{V_{IN} (Max) - V_{O}}{2L} t_{ON}$$
$$= 3 - \frac{25 - 16.8}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.672$$
$$\div 2.4 \text{ A}$$

$$Pc = lb^{2} \times Rbs (on) \times Duty$$

$$= 3^{2} \times 0.018 \times 0.672$$

$$\Rightarrow 0.109 W$$

$$Ps (on) = \frac{V_{D} \times l_{D} \times tr \times fosc}{6}$$

$$= \frac{25 \times 3 \times 15 \times 10^{-9} \times 300 \times 10^{3}}{6}$$

$$\Rightarrow 0.056 W$$

$$Ps (off) = \frac{V_{D} \times l_{D} (Max) \times tf \times fosc}{6}$$

$$= \frac{25 \times 3.6 \times 42 \times 10^{-9} \times 300 \times 10^{3}}{6}$$

$$\Rightarrow 0.189 W$$

$$Pt = Pc + Ps (on) + Ps (off)$$

$$\Rightarrow 0.109 + 0.056 + 0.189$$

≑ <u>0.354 W</u>

The above power dissipation figures for the μ PA2714GR are satisfied with ample margin at 2.0 W.

12.6 V setting

Input voltage V_{IN} (Max) = 22 V, output voltage V₀ = 12.6 V, drain current I_D = 3 A, oscillation frequency fosc = 300 kHz, L = 15 μ H, drain-source on resistance R_{Ds} (o_N) \Rightarrow 18 mΩ, tr \Rightarrow 15 ns, tf \Rightarrow 42 ns

Drain current (Max) : ID (Max)

$$I_{D} (Max) = I_{O} + \frac{V_{IN} (Max) - V_{O}}{2L} ton$$

$$= 3 + \frac{22 - 12.6}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.572$$

$$\Rightarrow 3.6 A$$

Drain current (Min) : ID (Min)

$$I_{D} (Min) = I_{O} - \frac{V_{IN} (Max) - V_{O}}{2L} t_{ON}$$
$$= 3 - \frac{22 - 12.6}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.572$$
$$\div 2.4 \text{ A}$$

 $P_{C} = I_{D^{2}} \times R_{DS}$ (ON) \times Duty

$$= 3^{2} \times 0.018 \times 0.572$$

$$\Rightarrow 0.093 W$$

$$Ps (on) = \frac{V_{D} \times I_{D} \times tr \times fosc}{6}$$

$$= \frac{22 \times 3 \times 15 \times 10^{-9} \times 300 \times 10^{3}}{6}$$

$$\Rightarrow 0.050 W$$

$$Ps (off) = \frac{V_{D} \times I_{D} (Max) \times tf \times fosc}{6}$$

$$= \frac{22 \times 3.6 \times 42 \times 10^{-9} \times 300 \times 10^{3}}{6}$$

$$\Rightarrow 0.166 W$$

$$P_{T} = Pc + Ps (on) + Ps (off)$$

$$\Rightarrow 0.093 + 0.050 + 0.166$$

$$\Rightarrow 0.309 W$$

The above power dissipation figures for the μ PA2714GR are satisfied with ample margin at 2.0 W.

Inductor

In selecting inductors, it is of course essential not to apply more current than the rated capacity of the inductor, but also to note that the lower limit for ripple current is a critical point that if reached will cause discontinuous operation and a considerable drop in efficiency. This can be prevented by choosing a higher inductance value, which will enable continuous operation under light loads. Note that if the inductance value is too high, however, direct current resistance (DCR) is increased and this will also reduce efficiency. The inductance must be set at the point where efficiency is greatest.

Note also that the DC superimposition characteristics become worse as the load current value approaches the rated current value of the inductor, so that the inductance value is reduced and ripple current increases, causing loss of efficiency. The selection of rated current value and inductance value will vary depending on where the point of peak efficiency lies with respect to load current. Inductance values are determined by the following formulas.

The L value for all load current conditions is set so that the peak to peak value of the ripple current is 1/2 the load current or less.

Inductance value : L

$$L \geq \frac{2 \left(V_{IN} - Vo \right)}{Io} \ \text{ton}$$

16.8 V output Example) $L \ge \frac{2 (V_{IN} (Max) - Vo)}{Io} \quad toN$ $\ge \frac{2 \times (25 - 16.8)}{3} \times \frac{1}{300 \times 10^3} \times 0.672$ $\ge \quad \underline{12.2 \ \mu H}$

12.6 V output Example)

$$L \ge \frac{2 (V_{IN} (M_{ax}) - V_{0})}{I_{0}} \text{ ton}$$

$$\ge \frac{2 \times (22 - 12.6)}{3} \times \frac{1}{300 \times 10^{3}} \times 0.572$$

$$\ge 12.0 \,\mu\text{H}$$

Inductance values derived from the above formulas are values that provide sufficient margin for continuous operation at maximum load current, but at which continuous operation is not possible at light loads. It is therefore necessary to determine the load level at which continuous operation becomes possible. In this application, the SUMIDA CDRH104R-150 is used. The following formula is available to obtain the load current as a continuous current condition when 15 μ H is used.

The value of the load current satisfying the continuous current condition : lo

$$lo \ge \frac{Vo}{2L}$$
 toff

Example) Using the CDRH104R-150

15 μ H (tolerance \pm 30%) , rated current = 3.6 A

16.8 V output

$$lo \ge \frac{Vo}{2L} \text{ torf}$$

$$\ge \frac{16.8}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times (1 - 0.672)$$

$$\ge 0.61 \text{ A}$$

12.6 V output

$$Io \ge \frac{Vo}{2L} \text{ toFF}$$

$$\ge \frac{12.6}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times (1 - 0.572)$$

$$\ge 0.60 \text{ A}$$

To determine whether the current through the inductor is within rated values, it is necessary to determine the peak value of the ripple current as well as the peak-to-peak values of the ripple current that affect the output ripple voltage. The peak value and peak-to-peak value of the ripple current can be determined by the following formulas.

Peak Value : I∟

$$I_L \geq -IO + - \frac{V_{IN} - VO}{2L} \ ton$$

Peak-to-peak Value : ΔI_L

$$\Delta I_L = \frac{V_{IN} - Vo}{L} \quad ton$$

Example) Using the CDRH104R-150 15 μH (tolerance \pm 30%) , rated current = 3.6 A

Peak Value 16.8 V output

$$\begin{split} I_{L} \geq & I_{0} + \frac{V_{IN} - V_{0}}{2L} \text{ ton} \\ \geq & 3 + \frac{25 - 16.8}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.672 \\ \geq & 3.6 \text{ A} \end{split}$$

12.6 V output

$$\begin{split} I_{L} \geq & I_{0} + \frac{V_{IN} - V_{0}}{2L} \quad t_{ON} \\ \geq & 3 + \frac{22 - 12.6}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.572 \\ \geq & 3.6 \text{ A} \end{split}$$

Peak-to-peak Value 16.8 V output

$$\Delta I_{L} = \frac{V_{IN} - V_{O}}{L} \text{ ton}$$
$$= \frac{25 - 16.8}{15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.672$$
$$\Rightarrow 1.22 \text{ A}$$

12.6 V output

$$\Delta IL = \frac{V_{IN} - V_0}{L} \text{ toN}$$
$$= \frac{22 - 12.6}{15 \times 10^{-6}} \times \frac{1}{300 \times 10^3} \times 0.572$$
$$\div 1.2 \text{ A}$$

• Flyback diode

Shottky barrier diode (SBD) is generally used for the flyback diode when the reverse voltage to the diode is less than 40V. The SBD has the characteristics of higher speed in terms of faster reverse recovery time, and lower forward voltage, and is ideal for achieving high efficiency. As long as the DC reverse voltage is sufficiently higher than the input voltage, and the mean current flowing during the diode conduction time is within the mean output current level, and as the peak current is within the peak surge current limits, there is no problem. In this application the ROHM RB053L-30 are used. The diode mean current and diode peak current can be obtained by the following formulas.

Diode mean current : IDi

$$I_{Di} \ge I_{O} \times (1 - \frac{V_{O}}{V_{IN}})$$

Diode peak current : IDip

$$I_{Dip} \ge (IO + \frac{VO}{2L} t_{OFF})$$

Example) Using the RB053L-30

VR (DC reverse voltage) = 30 V, mean output current = 3.0 A, peak surge current = 70 A, VF(forward voltage) = 0.42 V, at IF = 3.0 A

16.8 V output

$$\begin{split} I_{\text{Di}} &\geq \text{ Io} \times (1 - \frac{\text{Vo}}{\text{V}_{\text{IN}}}) \\ &\geq 3 \times (1 - 0.672) \\ &\geq 0.984 \text{ A} \end{split}$$

12.6 V output

$$I_{Di} \ge Io \times (1 - \frac{Vo}{V_{IN}})$$
$$\ge 3 \times (1 - 0.572)$$
$$\ge 1.284 A$$

16.8 V output

$$I_{Dip} \ge (IO + \frac{VO}{2L} \text{ toff})$$

 $\ge 3.6 \text{ A}$

12.6 V output

$$I_{Dip} \ge (IO + \frac{VO}{2L} \text{ toff})$$

 $\ge 3.6 \text{ A}$

Smoothing capacitor

The smoothing capacitor is an indispensable element for reducing ripple voltage in output. In selecting a smoothing capacitor, it is essential to consider equivalent series resistance (ESR) and allowable ripple current. Higher ESR means higher ripple voltage, so that to reduce ripple voltage it is necessary to select a capacitor with low ESR. However, the use of a capacitor with low ESR can have substantial effects on loop phase characteristics, and therefore requires attention to system stability. Care should be also taken to use a capacity with sufficient margin for allowable ripple current. This application uses the 20SVP22M (OS-CON[™] : SANYO) . The ESR, capacitance value, and ripple current can be calculated from the following formulas.

Equivalent series resistance : ESR

$$\mathsf{ESR} \leq \frac{\Delta \mathsf{Vo}}{\Delta \mathsf{IL}} - \frac{1}{2\pi \mathsf{fC}_{\mathsf{L}}}$$

Capacitance value : CL

$$C_{L} \geq \frac{\Delta I_{L}}{2\pi f (\Delta Vo - \Delta I_{L} \times ESR)}$$

Ripple current : ICLrms

 $IC_{L}rms \geq \frac{(V_{IN} - Vo) \ t_{ON}}{2\sqrt{3}L}$

Example) Using the 20SVP22M

Rated voltage = 20 V, ESR = 60 m Ω , maximum allowable ripple current = 1450 mArms

Equivalent series resistance 16.8 V output

$$\begin{split} \text{ESR} &\leq \frac{\Delta \text{Vo}}{\Delta \text{IL}} - \frac{1}{2\pi f \text{CL}} \\ &\leq \frac{0.168}{1.22} - \frac{1}{2\pi \times 300 \times 10^3 \times 22 \times 10^{-6}} \\ &\leq \underline{114 \text{ m}\Omega} \end{split}$$

12.6 V output

$$ESR \leq \frac{\Delta Vo}{\Delta I_{L}} - \frac{1}{2\pi fC_{L}}$$

$$\leq \frac{0.126}{1.2} - \frac{1}{2\pi \times 300 \times 10^{3} \times 22 \times 10^{-6}}$$

$$\leq \underline{80 \ m\Omega}$$

Capacitance value 16.8 V output

$$\begin{split} C_L \geq & \frac{\Delta I_L}{2\pi f (\Delta Vo - \Delta I_L \times ESR)} \\ \geq & \frac{1.22}{2\pi \times 300 \times 10^3 \times (0.168 - 1.22 \times 0.06)} \\ \geq & \underline{6.8 \ \mu E} \end{split}$$

12.6 V output

$$C_{L} \geq \frac{\Delta I_{L}}{2\pi f (\Delta Vo - \Delta I_{L} \times ESR)}$$
$$\geq \frac{1.2}{2\pi \times 300 \times 10^{3} \times (0.126 - 1.2 \times 0.06)}$$
$$\geq 11.8 \,\mu\text{E}$$


Ripple current 16.8 V output


$$IC_{Lrms} \ge \frac{(V_{IN} - V_0) \text{ to}_{N}}{2\sqrt{3}L}$$
$$\ge \frac{(25 - 16.8) \times 0.672}{2\sqrt{3} \times 15 \times 10^{-6} \times 300 \times 10^{3}}$$
$$\ge \frac{707 \text{ mArms}}{2}$$


12.6 V output


$$IC_{Lrms} \ge \frac{(V_{IN} - V_0) t_{ON}}{2\sqrt{3}L}$$
$$\ge \frac{(22 - 12.6) \times 0.572}{2\sqrt{3} \times 15 \times 10^{-6} \times 300 \times 10^3}$$
$$\ge \underline{690 \text{ mArms}}$$


■ REFERENCE DATA

































USAGE PRECAUTIONS


- Printed circuit board ground lines should be set up with consideration for common impedance.
- Take appropriate static electricity measures.
 - Containers for semiconductor materials should have anti-static protection or be made of conductive material.
 - After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
 - Work platforms, tools, and instruments should be properly grounded.
 - Working personnel should be grounded with resistance of 250 k Ω to 1 M Ω between body and ground.
- Do not apply negative voltages.
 - The use of negative voltages below –0.3 V may create parasitic transistors on LSI lines, which can cause abnormal operation.

ORDERING INFORMATION


Part number	Package	Remarks
MB39A114PFV	24-pin plastic SSOP (FPT-24P-M03)	

■ PACKAGE DIMENSION









FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fmk.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. 151 Lorong Chuan, #05-08 New Tech Park, Singapore 556741 Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road Tsimshatsui, Kowloon Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/tw

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in

nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.