

■ MB4316


Driver/Receiver
for Disk Head Amp.


Description

The Fujitsu MB4316 is designed for the MB4111/MB4112 Disk Head Amplifier's Driver/Receiver.

Features

- Data inputs and Control inputs are CML level inputs.
- On-chip Write Current Source which is adjustable by changing an external resistor.



**Block Diagram
and Pin Assignment**

Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Supply Voltage	V_{EE1}	-7.0 - 0	V
	V_{EE2}	-15.0 - 0	V
Output Terminal Voltage	V_{CC}	0 - 9.0	V
Input Voltage	V_{IN}	-5.0 - 0	V
Write Current	I_{WG}	0 - 60	mA
Power Dissipation	P_D	580	mW
Operating Temperature	T_a	0 - 70	°C
Storage Temperature	T_{stg}	-55 - 150	°C

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply voltage	V_{EE1}	$-5.2 \pm 5\%$	V
	V_{EE2}	$-12.0 \pm 5\%$	V
Output Terminal Voltage	V_{CC}	$-6.0 \pm 5\%$	V
External Resistance	R_{EXT1}	$700 \pm 2\%$	Ω

Pin Function Table


Pin No.	Symbol	Functions
1	V_{EE2}	Power Supply (-12 V)
2	G1	Gain of output Amplifier (Receiver) is specified with an External resister between G1 and G2.
3	G2	
4	R_{WD}	This input specifies Data level in write mode.
5	WT	WC switch. When it is at CML low level, WC is active.
6	WC	Write Current Source Output
7	R_{WC}	Write Current is specified with resister between R_{WC} and V_{EE2} (See Block Diagram). ($I_{WC} = 5.4V/R_{EXT2}$)
8	GND	Ground
9	V_{EE1}	Power Supply (-5.2V)
10	WD	Write Data, driven by complementary signal of CML level.
11	WD	
12	DX	Data Bus
13	DY	
14	\overline{RD}	Read/Write mode Switch. When it is at CML low level, read mode is selected, and at high level, write mode is selected.
15	OUT	
16	\overline{OUT}	Output for read data

Electrical Characteristics $(V_{EE1} = -5.2V, V_{EE2} = -12.0V, T_A = 25^\circ C)$


Parameters	Symbol	Conditions	Measurement Diagram	Min.	Typ.	Max.	Unit
Power Supply Current	I_{EE1}		1	—	—	65	mA
	I_{EE2R}	$V_{EE1} = -5.46V, V_{EE2} = -12.6V$	1	—	—	15	mA
	I_{EE2W}		1	—	—	10	mA
Input Current	I_{IRD}	$V_{EE1} = -5.46V, V_{RD} = -0.81V, V_{WT} = -1.71V$	1	—	—	0.2	mA
	I_{IWD}	$V_{WD} = -0.81V$	1	—	—	0.9	mA
	$I_{IW\bar{D}}$	$V_{WD} = -0.81V$	1	—	—	0.9	mA
	$I_{IW\bar{T}}$	$V_{EE2} = -12.6V, V_{RD} = -1.71V, V_{WT} = -0.81V$	1	—	—	0.15	mA
Output Voltage	V_{WC}	$V_{RD} = -0.89V, V_{WT} = -1.75V$	1	4.9	5.4	5.9	V
	V_{DXH}	$V_{WD} = -0.96V$	1	-0.59	—	-0.45	V
	V_{DXL}	$V_{RD} = 0.96V$	1	-0.75	—	-0.61	V
	V_{DYH}	$V_{WT} = 1.65V, V_{WD} = -0.96V$	1	-0.59	—	-0.45	V
	V_{DYL}	$V_{WD} = -0.96V$	1	-0.75	—	-0.61	V
DxDy Differential Output Voltage	$ V_{XY} $	$ V_{DX} - V_{DY} $	1	160	—	—	mV
Voltage Gain	A_V	$V_1 = 100mV_{PP}, f = 5MHz$	2	0.95	1.1	1.25	V/V
Band Width	BW		2	30	—	—	MHz
Delay Time	t_{PLH1}	$WT \rightarrow RWC$	3	—	—	350	ns
	t_{PLH1}		3	—	—	100	ns
	t_{PLH2}	$RD \rightarrow DX, DY$	4	—	—	200	ns
	t_{PLH2}		4	—	—	100	ns

Measurement Diagram



1.





2.



3.



4.



Output	Bias	V_{WD}	V_{WD}
DX		-0.89V	-1.75V
DY		-1.75V	-0.89V

Package DimensionsDimensions in inches
(millimeters)**16-Lead Ceramic (Cerdip)
Dual In-Line Package
Dip-16C-C02**