February 1990 Edition 1.0

DATA SHEET

www.DataSheet4U.com

MB81257-80

MOS 262.144 BIT DYNAMIC RANDOM ACCESS MEMORY

262,144 Bit Dynamic Random Access Memory

The Fujitsu MB81257 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage, and environments where low power dissipation and a compact layout are required.

Multiplexed row and column address inputs permit the MB81257 to be housed in standard 16-pin DIP and ZIP packages or an 18-pin PLCC package. Pinouts conform to the JEDEC- approved pinouts. Additionally, the MB81257 offers new functional enhancements that make it more versatile than previous dynamic RAMs. CAS-before-RAS refresh provides an on-chip refresh capability that is upwardly compatible with the MB8266A. The MB81257 also features nibble mode which allows high speed serial access of up to 4 bits of data.

The MB81257 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is used in the design, including the sense amplifiers. Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs are TTL compatible.

- 262,144 x 1 RAM organization
- Silicon-gate, Triple Poly NMOS, single transistor cell
- Row Access Time (t_{RAC}) 80 ns max. (MB 81257-80)
- Random Cycle Time (t_{RC}) 175 ns min. (MB 81257-80)
- Nibble Cycle Time 45 ns max. (MB 81257-80)
- Single +5 V Supply, ±10% tolerance
- Low Power 385 mW max. (MB 81257-80) 25 mW max. (standby)
- 256 refresh cycles every 4 ms
- ◆CAS-before-RAS, RAS-only, Hidden refresh capability

- High speed Read-white-Write cycle
- tan, twon, tour, trwo are eliminated Output unlatched cycle end allows two-dimensional chip select
- Common I/O capability using Early Write operation
- On-chip latches for Addresses and
- Standard 16-Pin Plastic Packages: DIP (MB81257-XXP) ZIP (MB81257-XXPSZ) Standard 18-Pin Plastic Package: PLCC(MB81257-XXPV) Standard 16-Pad Ceramic Package:


DIP (MB81257-XXC)


Absolute Maximum Ratings (See Note)

Parameter	Symbol	Value	Unit	
Voltage at any pin relative to \	pin relative to V ₈₈		-1 to +7	٧
Voltage of V _{CC} supply relative	to V _{SS}	Vœ	-1 to +7	٧
Storage Temperature	Ceramic	TSTG	-55 to +150	°C
	Plastic		-55 to +125	
Power Dissipation	PD	1.0	W	
Short Circuit Output Current	_	50	mA	


Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Copyright © 1990 by FLUITSU LIMITED and Fujitsu Microelectronics, Inc.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, is advised that normal precautions be staten to avoid application day voltage higher than maximum rated voltages to this high impedence circuit.



CAPACITANCE (T_A = 25°C)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A ₀ to A ₈ , D _{IN}	C _{IN1}		7	pF
Input Capacitance RAS, CAS, WE	C _{IN2}		10	pF
Output Capacitance D _{OUT}	Соцт		7	pF



MB81257-80

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
	V _{cc}	4.5	5.0	5.5	٧	
Supply Voltage	V _{ss}	0	0	0	٧	
Input High Voltage, all inputs	V _{IH}	2.4		6.5	٧	0°C to +70°C
Input Low Voltage, all inputs	VIL	~2.0	·	0.8	V	

DC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol		Value			
Parameter	Min		Тур	Max	Unit		
OPERATING CURRENT* Average Power Supply Current (RAS, CAS cycling, t _{RC} = Min.)	MB 81257-80	I _{cc1}			70	mA	
STANDBY CURRENT Standby Power Supply Current (RAS, CAS	I _{CC2}			4.5	mA		
REFRESH CURRENT 1* Average Power Supply Current (RAS cycling, CAS = V _{IH} , t _{RC} = Min.)	MB 81257-80	I _{CC3}			60	mA	
NIBBLE MODE CURRENT* Average Power Supply Current (RAS = V _{IL} , CAS cycling; t _{NC} = Min.)	MB 81257-80	I _{CC4}			22	mA	
REFRESH CURRENT 2* Average Power Supply Current (CAS-before-RAS; t _{RC} = Min.)	MB 81257-80	I _{CC5}			65	mA	
INPUT LEAKAGE CURRENT any input $\{V_{IN} = 0V \text{ to } 5.5V, V_{CC} = 4.5V \text{ to } 5.5V t$	I _{I(L)}	-10		10	μΑ		
OUTPUT LEAKAGE CURRENT (Data is disabled, V _{OUT} = 0V to 5.5V)	I _{O(L)}	-10		10	μΑ		
OUTPUT LEVEL Output Low Voltage (I _{OL} = 4.2mA)	VoL			0.4	v		
OUTPUT LEVEL Output High Voltage (I _{OH} = -5.0mA)	V _{OH}	2.4			v		

 NOTE^* : I_{CC} is depended on output loading and cycle rates. Specified values are obtained with the output open.

www.DataSheet4U.com

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) NOTES 1, 2, 3

Parameter NO	OTES	Symbol	Va	Lleit	
r at at tietes	/) <u>40</u>	эушбог	Min	Max	Unit
Time between Refresh		t _{REF}		4	ms
Random Read/Write Cycle Time		tRC	175		ns
Read-Write Cycle Time		tRWC	180		ns
Access Time from RAS	4 6	tRAC		80	ns
Access Time from CAS	4 6	t _{CAC}		45	ns
Output Buffer Turn off Delay		t _{OFF}	0	25	ns
Transition Time		t _T	3	50	ns
RAS Precharge Time		t _{RP}	80		ns
RAS Pulse Width		t _{RAS}	85	100000	ns
RAS Hold Time		t _{RSH}	50		ns
CAS Pulse Width		t _{CAS}	50	100000	ns
CAS Hold Time		t _{CSH}	85		ns
RAS to CAS Delay Time	7 8	t _{RCD}	20	35	ns
CAS to RAS Set Up Time		t _{CRS}	10		ns
Row Address Set Up Time		t _{ASR}	0		ns
Row Address Hold Time		t _{RAH}	10		ns
Column Address Set Up Time		t _{ASC}	0		ns
Column Address Hold Time		tcah	15		ns
Read Command Set Up Time		† _{RCS}	0		ns
Read Command Hold Time Referenced to CAS	9	t _{RCH}	0		ns
Read Command Hold Time Referenced to RAS	9	t _{RBH}	20		ns
Write Command Set Up Time	10	twcs	0		ns
Write Command Pulse Width		twe	15		ns
Write Command Hold Time		twch	15		ns
Write Command to RAS Lead Time		† _{RWL}	35		ns
Write Command to CAS Lead Time		tcwL	35		ns
Data In Set Up Time		t _{DS}	0		ns
Data In Hold Time		tон	15		ns
CAS to WE Delay	10	t _{CWD}	15		ns
Refresh Set Up Time for CAS Referenced to RAS (CAS-before RAS cycle)		t _{FCS}	20		ns
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)		^t FCH	20		ns



MB81257-80

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

D	0	Va	alue	Unit
Parameter NOTES	Symbol	Min	Max	
CAS Precharge Time (CAS-before-RAS cycle)	[†] CPR	20		ns
RAS Precharge to CAS Active Time (Refresh cycles)	t _{RPC}	20		ns
Nibble Mode Read/Write Cycle Time	t _{NC}	45		ns
Nibble Mode Read-Write Cycle Time	t _{NRWC}	45		ns
Nibble Mode Access Time	t _{NCAC}		18	ns
Nibble Mode CAS Pulse Width	t _{NCAS}	20		ns
Nibble Mode CAS Precharge Time	t _{NCP}	15		ns
Nibble Mode Read RAS Hold Time	t _{NRRSH}	20		ns
Nibble Mode Write RAS Hold Time	t _{NWRSH}	35		ns
Nibble Mode CAS Hold Time Referenced to RAS	t _{RNH}	20		ns
Refresh Counter Test Cycle Time	t _{RTC}	330		ns
Refresh Counter Test RAS Pulse Width	t _{TRAS}	230	10000	ns
Refresh Counter Test CAS Precharge Time	t _{CPT}	50		ns

Notes:

An initial pause of 200 μs is required after power up. And then several cycles (to which any 8 cycles to perform refresh are adequate) are required before proper device operation is achieved.

If internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh cycles are required.


2 AC characteristics assume t_T = 5 ns.


- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max.).
- 4 Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5 Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 6 Measured with a load equivalent to 2 TTL loads and 100 pF.


- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{L-C}.
- trolled exclusively by t_{CAC}.


 t_{RCD} (mm) = t_{RAH} (mm) + 2t_T (t_T=5ns) + t_{ASC} (mm)


 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle, t_{WCS} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} \geq t_{WCS} (mm), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle. If t_{CWD} \geq t_{CWD} (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
- 11 Test mode cycle only.


























MB81257-80

DESCRIPTION

Simple Timing Requirement

The MB 81257 has improved circuitry that eases timing requirements for high speed access operations. The MB 81257 can operate under the condition of t_{BCD} (max) = t_{CAC} thus providing optimal timing for address multiplexing. In addition, the MB 81257 has the minimal hold times of Address (t_{CAH}), \overline{WE} (t_{WCH}) and D_{IN} (t_{DH}). The MB 81257 provides higher throughput in inter-leaved memory system applications. Fujitsu has made timing requirement that are referenced to RAS non-restrictive and deleted them from the data sheet. These include tAB, twcn, tohn and thwo. As a result, the hold times of the Column Address. DIN and WE as well as town (CAS to WE Delay) are not ristricted by tRCD.

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the MB 81257. Nine row-address bits are established on the input pins (Aq to Ae) and are latched with the Row Address Strobe (RAS), Nine columnaddress bits are established on the input pins and are latched with the Column Address Strobe (CAS). All row addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the WE input. A high on WE selects read mode: low selects write mode. The data input is disabled when read mode is selected.

Data Input:

Data is written into the MB 81257 during a write or read-write cycle. The later falling edge of WE or CAS is a strobe for the Data In (D_{IN}) register. In a write cycle, if WE is brought low

before CAS, DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle. WE can be delayed after CAS has been low and CAS to WE Delay Time (town) has been satisfied. Thus D_{IN} is strobed by WE, and set-up and hold times are referenced to WE.

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or readwrite cycle, the output is valid after t_{RAC} from transition of RAS when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of CAS when the transition occurs after $t_{\mbox{\scriptsize RCD}}$ (max.) Data remain valid until CAS is returned to a high level. In a write cycle, the identical sequence occurs, but data is not valid.

Fast Read-While-Write cycle

The MB 81257 has a fast read while write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings. described in the previous section. The output buffer is controlled by the sate of WE when CAS goes low. When WE is low during CAS transition to low, the MB 81257 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. Whereas, when WE goes low after t_{CWD} following CAS transition to low, the MB 81257 goes into the delayed write mode. The output then contains the data from the cell selected and the data from DIN is written into the cell selected. Therefore, a very fast read write cycle is possible with the MB 81257.

Nibble Mode:

Nibble mode allows high speed serial read, write or read-modify-write access of 2, 3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and the 8 column addresses. The 2 bits of addresses (CA_B, RA_B) are

used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by normal mode, the remaining nibble bits may be accessed by toggling CAS high then low while RAS remains low. Toggling CAS causes RA_R and CA₈ to be incremented internally while all other address bits are held constant and makes the next nibble but available for access, (See Table 1),

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access, If the write operation is executed again on subsequent access, the new data will be written into the selected cell loca-

In nibble mode, the three-state control of the Dout pin is determined by the first normal access cycle.

The data output is controlled only by the WE state referenced at the CAS negative transition of the normal cycle (first nibble bit). That is, when twcs> twcs (min) is met, the data output will remain high impedance state throughout the succeeding nibble cycle regardless of the $\overline{\text{WE}}$ state. Whereas, when t_{CWD} > town (min) is met, the data output will contain data from the cell selected during the succeeding nibble cycle regardless of the WE state. The write operation is done during the period in which the WE and CAS clocks are low. Therefore, the write operation can be performed bit by bit during each nibble operation regardless of timing conditions of WE (twcs and town) during the normal cycle (first nibble bit). See Fig. 2.

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (Ap to A₇) at least every 4 ms.

The MB 81257 offers the following 3 types of refresh.

RAS-only Refresh;

The RAS only refresh aboids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each

of 256 row-addresses (A₀ to A₇) with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation. During RAS-only refresh cycle, either V_{IH} or V_{IL} is permitted to A₈.

CAS-before-RAS Refresh;

CAS-before-RAS refreshing available on the MB 81257 offers an alternate refresh method. If CAS is held low for the specified period (t_{FCS}) before RAS goes to low, on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

Hidden Refresh:

A hidden refresh cycle may takes place while maintaining latest valid data at the output by extending the CAS active time. For the MB 81257, a hidden refresh cycle is CAS-before-RAS refresh.

The internal refresh address counters provide the refresh addresses, as in a normal CAS-before-RAS refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle:

A special timing sequence using CAS-before RAS counter test cycle provides a convenient method of verifying the functionality of CAS-before RAS refresh activated circuitry. After the CAS-before RAS refresh operation, if CAS goes to high and goes to low again while RAS is held low, the read and write operation are enabled. This is shown in the CAS-before RAS counter test cycle timing diagram. A memory cell address, consisting of a row address (9 bits) and a column address (9 bits), to be accessed can be defined as follows:

- *A ROW ADDRESS Bits A₀ to A₇ are defined by the refresh counter. The bit A₈ is set high internally.
- *A COLUMN ADDRESS All the bits
 A₀ to A₈ are defined by latching
 levels on A₀ to A₈ at the second
 falling edge of CAS.

Suggested CAS-before-RAS Counter Test Procedure

The timing, as shown in the CAS-before-RAS Counter Test Cycle, is used for the following operations.

- Initialize the internal refresh address counter by using eight CAS-before RAS refresh cycles.
- Throughout the test, use the same column address, and keep RA8 high.
- Write "low" to all 256 row address on the same column address by using normal early write cycles.
- 4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test readwrite cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter
- Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
- 6) Complement the test pattern and repeat step 3), 4) and 5).

COLUMN

Table 1 - NIBBLE MODE ADDRESS SEQUENCE EXAMPLE

SEQUENCE	NIBBLE BIT	RA ₈	ROW ADDRESS	CA8	ADDRESS	
RAS/CAS (normal mode)	1	0	10101010	0	10101010	input addresses
toggle CAS (nibble mode)	2	1	10101010	0	10101010	
toggle CAS (nibble mode)	3	0	10101010	1	10101010 }	generated internally
toggle CAS (nibble mode)	4	1	10101010	1	10101010	
toggle CAS (nibble mode)	1	0	10101010	0	10101010	sequence repeats





Table-2 FUNCTIONAL TRUTH TABLE

RAS	CAS	WE	D _{IN}	Dout	Read	Write	Refresh	Note
н	Н	Don't Care	Don't Care	High-Z	No	No	No	Standby
L	L	н	Don't Care	Valid Data	Yes	No	Yes	Read
L	L	L	Valid Data	High-Z	No	Yes	Yes	Early Write t _{WCS} ≥t _{WCS} (min)
L	L	L	Valid Data	Valid Data	Yes	Yes	Yes	Delayed Write or Read-Write $(t_{CWD} \ge t_{CWD} (min))$
L	Н	Don't Care	Don't Care	High-Z	No	No	Yes	RAS- only Refresh
L	L	Don't Care	Don't Care	Valid Data	No	No	Yes	CAS-before-RAS Refresh Valid data selected at previous Read or Read-Write cycle is held.
н	L	Don't Care	Don't Care	High-Z	No	No	No	CAS disturb.



TYPICAL CHARACTERISTICS CURVES

Fig. 4 - NORMALIZED ACCESS TIME




Fig. 5 - NORMALIZED ACCESS TIME




Fig. 6 - OPERATING CURRENT vs CYCLE RATE




Fig. 7 - OPERATING CURRENT




Fig. 8 - OPERATING CURRENT vs AMBIENT TEMPERATURE




Fig. 9 - STANDBY CURRENT **vs SUPPLY VOLTAGE**








Fig. 10 - STANDBY CURRENT VS AMBIENT TEMPERATURE CC2, STANDBY CURRENT (MA) =5 5√ V_Cç

40 60 80 20 TA, AMBIENT TEMPERATURE (°C)















Fig. 16 - REFRESH CURRENT 2 **vs SUPPLY VOLTAGE** 80 I_{CC5}, REFRESH CURRENT 2 (mA) T_A=25°C 70 t_{BC}=175ns 60 50 40 40 50 60 VCC, SUPPLY VOLTAGE (V)

Fig. 18 - ADDRESS AND DATA INPUT VOLTAGE VS AMBIENT TEMPERATURE 3.0 VIH AND VIL, ADDRESS AND DATA V_{CC}=5 0V INPUT VOLTAGE (V) 2.0 V_{IH}(Min): V_{1L} (Max) 40 -2020 60

TA, AMBIENT TEMPERATURE (°C)










Fig. 22 - OUTPUT CURRENT **VS OUTPUT VOLTAGE**




Fig. 24 - CURRENT WAVEFORM **DURING POWER UP**




Fig. 23 - OUTPUT CURRENT **VS OUTPUT VOLTAGE**








Fig. 25 - SUBSTRATE VOLTAGE **DURING POWER UP**








MD01237-00





PACKAGE DIMENSIONS

(Suffix: -P)

