MEMORY

CMOS 1M × 4 BIT HYPER PAGE MODE DYNAMIC RAM

MB814405C-60/-70

CMOS 1,048,576 × 4 BIT Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB814405C is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 4-bit increments. The MB814405C features the "hyper page" mode of operation which provides extended valid time for data output and higher speed random access of up to 1,024 ×4 bits of data within the same row than the fast page mode. The MB814405C DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814405C is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814405C is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes Clock timing requirements for the MB814405C are not critical and all inputs are TTL compatible.

■ PRODUCT LINE & FEATURES

	Paramete	r	MB814405C-60	MB814405C-70		
RAS Access Time	е		60 ns max.	70 ns max.		
CAS Access Time		15 ns max.	20 ns max.			
Address Access Time		30 ns max.	35 ns max.			
Random Cycle Ti	me		104 ns max.	119 ns min.		
Fast Page Mode	Cycle Time		25 ns min.	30 ns min.		
. 5	Operating	Normal Mode	336 mW max.	297 mW max.		
Low Power Dissipation	current	Hyper Page Mode	363 mW max.	303 mW max.		
	Standby cu	rrent	11 mW max. (TTL level)/5.5 mW max. (CMOS level)			

- 1,048,576 words × 4 bit organization
- Silicon gate, CMOS, Advanced-Stacked Capacitor Cell
- · All input and output are TTL compatible
- · 1024 refresh cycles every 16.4 ms
- · Self refresh function


- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode. Read-Modify-Write capability
- On chip substrate bias generator for high performance

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	VIN, VOUT	-0.5 to +7.0	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	louт	-50 to +50	mA
Storage Temperature	Тѕтс	-55 to +125	°C


WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

■ PACKAGE



Package and Ordering Information

- 26-pin plastic (300 mil) SOJ, order as MB814405C-xxPJN
- 26-pin plastic (300 mil) TSOP-II with normal bend leads, order as MB814405C-xxPFTN





■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$


Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao toAo	C _{IN1}	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	_	7	pF
Input/Output Capacitance, DQ1 to DQ4	CDQ	_	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS









Designator	Function
DQ1 to DQ4	Data Input/Output
WE	Write enable
RAS	Row address strobe
A₀ to A₃	Address inputs
Vcc	+5.0 volt power supply
ŌĒ	Output enable
CAS	Column address strobe
Vss	Circuit ground

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.	
Supply Voltage*1	V cc	4.5	5.0	5.5	V		
Supply voltage	Vss	0	0	0	V	0°C to +70°C	
Input High Voltage, all inputs*1	VIH	2.4	_	6.5	V	0 0 10 +70 0	
Input Low Voltage, all inputs*, *1	VIL	-0.3		8.0	V		

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any four of 4,194,304 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by \overline{CAS} and \overline{RAS} as shown in Figure 5. First, ten row address bits are input on pins Ao-through-Ao and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{CAS} and \overline{RAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after trah (min)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ₁-DQ₄) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

trac : from the falling edge of RAS when tred (max) is satisfied.

tcac: from the falling edge of CAS when tred is greater than tred (max).

taa : from column address input when tRAD is greater than tRAD (max), and tROD (max) is satisfied.

toea: from the falling edge of $\overline{\sf OE}$ when $\overline{\sf OE}$ is brought Low after trac, toac, or tag

toez: from \overline{OE} inactive.

toff : from CAS inactive while RAS inactive.
toff : from RAS inactive while CAS inactive.
twez : from WE active while CAS inactive.

The data remains valid after either \overline{OE} is inactive, or both \overline{RAS} and \overline{CAS} are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 1,024 \times 4-bits can be accessed and, when multiple MB814405Cs are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Notes 3

•			,								
Doro	motor	Symbol	Conditions		Value		Unit				
Parameter				Min.	Тур.	Max.	Offic				
Output high voltage*1		Vон	lон = −5.0 mA	2.4	_	_	V				
Output low voltage*1		V OL	IoL = 4.2 mA	_	_	0.4	V				
Input leakage currer	nt (any input)	lı(L)	$\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}; \\ 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}; \\ \text{Vss} = 0 \text{ V}; \text{ All other pins} \\ \text{not under test} = 0 \text{ V} \end{array}$	-10	_	10	μΑ				
Output leakage curre	ent	lo(L)	0 V ≤ Vouт ≤ 5.5 V; Data out disabled	-10	_	10					
Operating current	MB814405C-60		RAS & CAS cycling;			61	Л				
(Average power supply current)*2	MB814405C-70	lcc ₁	trc = min	_	_	54	mA				
Standby current	TTL level		RAS = CAS = VIH			2.0	m A				
(Power supply current)	CMOS level	lcc2	$\overline{RAS} = \overline{CAS} \ge Vcc -0.2 V$		_	1.0	mA				
Refresh current #1	MB814405C-60		CAS = V _{IH} , RAS cycling;			61	mA				
(Average power supply current)*2	MB814405C-70	Іссз	trc = min	_	_	54					
Hyper page mode	MB814405C-60	1	RAS = V _I , CAS cycling;			66					
current*2	MB814405C-70	lcc4	thec = min		_	55	mA				
Refresh current #2	MB814405C-60	RAS cycling;	RAS cycling;			49					
		CAS-before-RAS; trc = min		_	44	mA					
Refresh current #3	MB814405C-60	, RAS = CAS ≤ 0.2 V		. BAS = CAS < 0.2 V		. BAS = CAS < 0.2 V		$\overline{RAS} = \overline{CAS} < 0.2 \text{ V}$		1000	
(Average power supply current)	MB814405C-70	lcc ₉	Self refresh	_	_	1000	μΑ				

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5

	<u> </u>		MB814	405C-60	MB814	405C-70	
No.	Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh	t ref		16.4		16.4	ms
2	Random Read/Write Cycle Time	trc	104	_	119	_	ns
3	Read-Modify-Write Cycle Time	trwc	138	_	156	_	ns
4	Access Time from RAS*6, 9	trac		60		70	ns
5	Access Time from CAS*7, 9	tcac	_	15	_	20	ns
6	Column Address Access Time*8, 9	taa		30	_	35	ns
7	Output Hold Time	tон	5	_	5	<u> </u>	ns
8	Output Hold Time from CAS	t онс	5	_	5	<u> </u>	ns
9	Output Buffer Turn On Delay Time	ton	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time*10	t off	_	15	_	15	ns
11	Output Buffer Turn Off Delay Time from RAS	t ofr	_	15	_	15	ns
12	Output Buffer Turn Off Delay Time from WE	twez	_	15	_	15	ns
13	Transition Time	t⊤	1	50	1	50	ns
14	RAS Precharge Time	trp	40	_	45	_	ns
15	RAS Pulse Width	tras	60	100000	70	100000	ns
16	RAS Hold Time	t RSH	15	_	20	_	ns
17	CAS to RAS Precharge Time*21	tcrp	0	_	0	_	ns
18	RAS to CAS Delay Time*11, 12, 22	t RCD	14	45	14	50	ns
19	CAS Pulse Width	tcas	10	10000	10	10000	ns
20	CAS Hold Time	t csH	40	_	50	_	ns
21	CAS Precharge Time (Normal)*19	t CPN	10	_	10	_	ns
22	Row Address Set Up Time	tasr	0	_	0	_	ns
23	Row Address Hold Time	trah	10	_	10	_	ns
24	Column Address Set Up Time	tasc	0	_	0	_	ns
25	Column Address Hold Time	t CAH	10	_	10	_	ns
26	RAS to Column Address Delay Time*13	trad	12	30	12	35	ns
27	Column Address to RAS Lead Time	tral	30	_	35	_	ns
28	Column Address to CAS Lead Time	t CAL	23	_	28		ns
29	Read Command Set Up Time	trcs	0	_	0	_	ns
30	Read Command Hold Time Referenced to RAS*14	t rrh	0	_	0	_	ns
31	Read Command Hold Time Referenced to CAS*14	t rch	0	_	0	_	ns
32	Write Command Set Up Time*15	twcs	0	_	0	_	ns
33	Write Command Hold Time	twcн	10	_	10	T —	ns
34	WE Pulse Width	twp	10	_	10	T —	ns
35	Write Command to RAS Lead Time	trwL	15	_	18	T —	ns
36	Write Command to CAS Lead Time	tcwL	10		10	T —	ns
37	DIN Set Up Time	tos	0	_	0	_	ns


(Continued)

(Continued)

No.	Doromotor	Cymbol	MB814	405C-60	MB814	405C-70	Unit
IVO.	Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
38	DIN Hold Time	t DH	10	_	10	_	ns
39	RAS to WE Delay Time	trwd	77	_	87	_	ns
40	CAS to WE Delay Time	t cwD	32	_	37	_	ns
41	Column Address to WE Delay Time	tawd	47	_	52	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)	t RPC	5	_	5	_	ns
43	CAS Set Up Time for CAS-before- RAS Refresh	tcsr	0	_	0	_	ns
44	CAS Hold Time for CAS-before- RAS Refresh	t chr	10	_	10	_	ns
45	WE Set Up Time from RAS*20	twsr	0	_	0	_	ns
46	WE Hold Time from RAS*20	twhr	10	_	10	_	ns
47	Access Time from OE*9	t oea	_	15	_	20	ns
48	Output Buffer Turn Off Delay from OE*10	t oez	_	15	_	15	ns
49	OE to RAS Lead Time for Valid Data	t oel	10	_	10	<u> </u>	ns
50	OE to CAS Lead Time	t coL	5	_	5	<u> </u>	ns
51	OE Hold Time Referenced to WE*16	t oeh	0	_	0	_	ns
52	OE to Data In Delay Time	t oed	15	_	15	_	ns
53	DIN to CAS Delay Time*17	t dzc	0	_	0	_	ns
54	DIN to OE Delay Time*17	t dzo	0	_	0	_	ns
55	OE Precharge Time	t OEP	10	_	10	_	ns
56	OE Hold Time Referenced to CAS	t oech	10	_	10	_	ns
57	WE Precharge Time	twpz	10	_	10	_	ns
58	WE to Data In Delay Time	twed	15	_	15	_	ns
59	RAS to Data In Delay Time	t rdd	15	_	15	_	ns
60	CAS to Data In Delay Time	t cdd	15	_	15	_	ns
61	RAS to Column Address Hold Time	tar	26	_	26	_	ns
62	Write Command Hold Time Referenced to RAS	twcr	24	_	24	_	ns
63	Data Input Hold Time Referenced to RAS	t ohr	24	_	24	_	ns
64	Hyper Page Mode Read/Write Cycle Time	t HPC	25	_	30	_	ns
65	Hyper Page Mode Read-Modify-Write Cycle Time	t hprwc	66	_	71	_	ns
66	Access Time from CAS Precharge*9, 18	t CPA		35	_	40	ns
67	Hyper Page Mode CAS Precharge Time	t cp	10	_	10	_	ns
68	Hyper Page Mode RAS Pulse Width	t rasp	_	200000	_	200000	ns
69	Hyper Page Mode RAS Hold Time from CAS Precharge	t rhcp	35	_	40	_	ns
70	Hyper Page Mode CAS Precharge to WE Delay Time	t cpwd	52	_	57	_	ns

Notes: 1. Referenced to Vss.

- 2. lcc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 - lcc depends on the number of address change as \overline{RAS} = V_L and \overline{CAS} = V_H
 - lcc1, lcc3 and lcc5 are specified at one time of address change during RAS= V_{IL} and CAS= V_{IH}.
 - lcc4 is specified at one time of address change during one Page cycle.
- 3. An Initial pause (RAS=CAS=V_H) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 2$ ns.
- 5. $V_{\mathbb{H}}$ (min) and $V_{\mathbb{L}}$ (max) are reference levels for measuring timing of input signals. Also transition times are measured between $V_{\mathbb{H}}$ (min) and $V_{\mathbb{L}}$ (max).
- 6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa tcac t\tau$, access time is tcac.
- 8. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toff and toez is specified that output buffer change to high impedance state.
- 11. Operation within the troo (max) limit ensures that trac (max) can be met. troo (max) is specified as a reference point only; if troo is greater than the specified troo (max) limit, access time is controlled exclusively by trac or trace.
- 12. t_{RCD} (min) = t_{RAH} (min)+ $2t_{T}$ + t_{ASC} (min).
- 13. Operation within the trad (max) limit ensures that trad (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- 14. Either trans or track must be satisfied for a read cycle.
- 15. twos is specified as a reference point only. If twos ≥ twos (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twos < twos (min).
- 17. Either tozo or tozo must be satisfied.
- 18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max) as shown in Fig. 4.
- 19. Assumes that CAS-before-RAS refresh.
- 20. Assumes that Test mode function.
- 21. The last CAS rising edge.
- 22. The first CAS falling edge.




■ FUNCTIONAL TRUTH TABLE

Operation Made		Clock	Input		Add	ress	Input	Data	Defrech	Note
Operation Mode	RAS	CAS	WE	ŌĒ	Row	Column	Input	Output	Refresh	Note
Standby	Н	Н	Х	Х		_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	tcwp ≥ tcwp (min)
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Н	Х	_	_	_	High-Z	Yes	tcsn ≥ tcsn (min)
Hidden Refresh Cycle	H→L	L	Н	L	_	_	_	Valid	Yes	Previous data is kept
Test Mode Set Cycle (CBR)	L	L	L	Х	_	_	_	High-Z	Yes	tcsr ≥ tcsr (min) twsr ≥ twsr (min)
Test Mode Set Cycle (Hidden)	H→L	L	L	Х	_	_	_	Valid	Yes	tcsr ≥ tcsr (min) twsr ≥ twsr (min)

Note: X: "H" or "L"

* : It is impossible in Hyper Page Mode.




CAS(tcac), OE (toba) or column addresses (taa) under the following conditions:


If trod > trod (max), access time = toac.


If trad > trad (max), access time = taa.


If \overline{OE} is brought Low after trac, tcac, or taa (whichever occurs later), access time = toea.


However, if either \overrightarrow{OE} or both \overrightarrow{RAS} and \overrightarrow{CAS} or \overrightarrow{OE} goes High, the output returns to a high-impedance state after ton is satisfied.


















The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The address time is determined by tcac, taa, tcpa, or toea, whichever one is the latest in occurring.


To obtain a high impedance state, confirm either of the following conditions, $\overline{\text{OE}}$ set to a high level or $\overline{\text{WE}}$ set to a low level after $\overline{\text{CAS}}$ set to a high level or $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ set to a high level.












DESCRIPTION


Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.




CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsn) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.

WE must be held High for the specified set up time (twsn) before RAS goes Low in order not to enter "Test Mode".



A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{\text{CAS}}$ and cycling $\overline{\text{RAS}}$. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability.


WE must be held High for the specified set up time (twsR) before RAS goes Low in order not to enter "Test Mode".



The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 5 ns from the specified value in the data sheet.

TRC, TRWC, TRAC, TAA, TRAS, TCSH, TRAL, TRWD, TAWD, TPC, TPRWC, TCPA, TRHCP, TCPWD

25



DESCRIPTION

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If, after a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₉ are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₉ are defined by latching levels on A₀-A₉ at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Normalize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	Symbol MB814405C-60		MB8144	105C-70	
	i didilicici	Syllibol	Min.	Max.	Min.	Max.	Unit
90	Access Time from CAS	tFCAC	I	35	_	40	ns
91	Column Adress Hold Time	tFCAH	30	_	30	_	ns
92	CAS to WE Delay Time	trowd	55	_	60	_	ns
93	CAS Pulse Width	trcas	35	_	40	_	ns
94	RAS Hold Time	trrsh	35	_	40	_	ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

No. Parameter	Poromotor	Cumbal	MB8144	MB814405C-60		MB814405C-70		
	raiailletei	Symbol	Min.	Max.	Min.	Max.	Unit	
100	RAS Pulse Width	trass	100	1	100	_	μs	
101	RAS Precharge Time	trps	104	_	119	_	ns	
102	CAS Hold Time	t cнs	– 50	_	- 50	_	ns	

Note: Assumes set refresh cycle only

DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter.


If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of trans (more than 100 μs), the device can be entered the self refresh cycle. And after that, refresh operation is automatically executed per fixed interval using internal refresh address counter during "RAS=L" and "CAS=L".

And exit from self refresh cycle is performed by toggling of RAS and CAS to "H" with specifying tons min.


Restruction for Self refresh operation;

For self refresh operation, the notice below must be considered.

- In the case that distribute CBR refresh are operated in read/write cycles
 Self refresh cycles can be executed without special rule if 1024 cycles of distribute CBR refresh are executed within tree max..
- In the case that burst CBR refresh or RAS-only refresh are operated in read/write cycles
 1024 times of burst CBR refresh or 1024 times of burst RAS-only refresh must be executed before and after Self refresh
 cycles.



■ PACKAGE DIMENSIONS



(Continued)

(Continued)

