

# MB81C74-25/-30/-35

## CMOS 64K-BIT HIGH-SPEED SRAM

### 16K Words x 4 Bits High-Speed CMOS Static Random Access Memory

The Fujitsu MB81C74 is a 16,384 words x 4 bits static random access memory fabricated with a CMOS silicon gate process. The memory uses asynchronous circuitry and it may be maintained in any state for an indefinite period of time. All pins are TTL compatible and a single +5 V power supply is required.


The MB81C74 has low power dissipation, low cost, and high performance, and it is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required.

- Organization: 16,384 words x 4 bits
- Access time:  $t_{AA} = t_{ACS} = 25$  ns max. (MB81C74-25)  
 $t_{AA} = t_{ACS} = 30$  ns max. (MB81C74-30)  
 $t_{AA} = t_{ACS} = 35$  ns max. (MB81C74-35)
- Static operation: no clock required
- TTL compatible inputs and outputs
- Three-state outputs
- Common data inputs and outputs
- Single +5 V power supply  $\pm 10\%$  tolerance
- Low power standby: 550 mW max. (Active)  
55 mW max. (Standby, CMOS level)  
110 mW max. (Standby, TTL level)
- Standard 22-pin Plastic Package:  
DIP MB81C74-xxP
- Standard 22-pad Ceramic Package:  
LCC (metal seal) MB81C74-xxCV



### Absolute Maximum Ratings (See Note)

Rating	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.5 to +7	V
Input Voltage on any pin with respect to GND	$V_{IN}$	-3.5 to +7	V
Output Voltage on any I/O pin with respect to GND	$V_{OUT}$	-0.5 to +7	V
Output Current	$I_{OUT}$	$\pm 20$	mA
Power Dissipation	$P_D$	1.0	W
Temperature Under Bias	$T_{BIAS}$	-10 to +85	°C
Storage Temperature Range	Ceramic Plastic	-65 to +150 -45 to +125	°C

**Note:** Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


**MB81C74-25**

**MB81C74-30**

**MB81C74-35**

**1**

**Fig. 1 – MB81C74 BLOCK DIAGRAM**



## **CAPACITANCE ( $T_A = 25^\circ C$ , $f = 1MHz$ )**

Parameter	Symbol	Min	Typ	Max	Unit
I/O Capacitance ( $V_{IO}=0V$ )	$C_{IO}$			7	pF
Input Capacitance ( $V_{IN}=0V$ )	$C_{IN}$			7	pF

## RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{cc}$	4.5	5.0	5.5	V
Ambient Temperature	$T_A$	0		70	°C

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)


Parameter	Symbol	Min	Max	Unit	Test Conditions
Standby Supply Current	$I_{SB1}$		10	mA	$\overline{CS} \geq V_{cc} - 0.2V, V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{cc} - 0.2V$
	$I_{SB2}$		20	mA	$\overline{CS} = V_{IH}$
Active Supply Current	$I_{CC1}$		60	mA	$I_{OUT} = 0mA, \overline{CS} = V_{IL}$ $V_{IN} = V_{IL}$ or $V_{IH}$
Operating Supply Current	$I_{CC2}$		100	mA	Cycle=Min., $I_{OUT} = 0mA, \overline{CS} = V_{IL}$
Input Leakage Current	$I_U$	-10	10	µA	$V_{IN} = 0V$ to $V_{cc}$
Output Leakage Current	$I_{VO}$	-10	10	µA	$\overline{CS} = V_{IH}, V_{VO} = 0V$ to $V_{cc}$
Input Low Voltage	$V_{IL}$	-2.0 <sup>*1</sup>	0.8	V	
Input High Voltage	$V_{IH}$	2.2	6.0	V	
Output High Voltage	$V_{OH}$	2.4		V	$I_{OH} = -4mA$
Output Low Voltage	$V_{OL}$		0.4	V	$I_{OL} = 8mA$

Note: All voltages are referenced to GND

\*1 -2.0V Min. for pulse width less than 20ns. ( $V_{IL}$  min. = -0.5V at DC level)

Fig. 2 – AC TEST CONDITIONS

- Output Load



- Input Pulse Levels: 0V to 3.0V
- Input Pulse Rise & Fall Times: 5ns (Transient between 0.8V and 2.2V)
- Timing Reference Levels: Input : 1.5V  
Output : 1.5V

\* Including Scope and Jig Capacitance

	$R_1$	$R_2$	$C_L$	Parameters Measured
Load I	480Ω	255Ω	30pF	except $t_{CLZ}$ , $t_{CHZ}$ , $t_{WLZ}$ , and $t_{WHz}$
Load II	480Ω	255Ω	5pF	$t_{CLZ}$ , $t_{CHZ}$ , $t_{WLZ}$ , $t_{WHz}$

1  
MB81C74-25

MB81C74-30

MB81C74-35


## AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

### READ CYCLE \*1

Parameter	Symbol	MB81C74-25		MB81C74-30		MB81C74-35		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	$t_{RC}$	25		30		35		ns
Address Access Time*2	$t_{AA}$		25		30		35	ns
CS Access Time*3	$t_{ACS}$		25		30		35	ns
Output Hold from Address Change	$t_{OH}$	5		5		5		ns
Output Hold from CS	$t_{OHC}$	3		3		3		ns
Chip Selection to Output Low-Z*4*5	$t_{CLZ}$	5		5		5		ns
Chip Deselection to Output High-Z*4*5	$t_{CHZ}$		10		13		15	ns
Power Up from CS	$t_{PU}$	0		0		0		ns
Power Down from CS	$t_{PD}$		20		25		30	ns

### READ CYCLE TIMING DIAGRAM \*1



Note: \*1 WE is high for Read cycle.

\*2 Device is continuously selected, CS=V<sub>IL</sub>.

\*3 Address valid prior to or coincident with CS transition low.


\*4 Transition is measured at the point of  $\pm 500\text{mV}$  from steady state voltage.

\*5 This parameter is specified with Load II in Fig. 2.

**WRITE CYCLE \*1**

Parameter	Symbol	MB81C74-25		MB81C74-30		MB81C74-35		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time*2	$t_{WC}$	25		30		35		ns
Address Valid to End of Write	$t_{AW}$	20		25		30		ns
Chip Select to End of Write	$t_{CW}$	20		25		30		ns
Data Valid to End of Write	$t_{DW}$	13		15		17		ns
Data Hold Time	$t_{DH}$	2		2		2		ns
Write Pulse Width	$t_{WP}$	20		25		30		ns
Address Setup Time	$t_{AS}$	0		0		0		ns
Write Recovery Time	$t_{WR}$	2		2		2		ns
Output High-Z from $\overline{WE}^{*3*4}$	$t_{WHZ}$	0		0		0		ns
Output Low-Z from $\overline{WE}^{*3*4}$	$t_{WLZ}$		10		13		15	ns

**WRITE CYCLE TIMING DIAGRAM**



Note: \*1 If CS goes high simultaneously with WE high, the output remains in high impedance state.

\*2 All write cycle are determined from last address transition to the first address transition of the next address.

\*3 Transition is measured at the point of  $\pm 500\text{mV}$  from steady state voltage.

\*4 This parameter is specified with Load II in Fig. 2.


**MB81C74-25**

**MB81C74-30**

**MB81C74-35**

**1**

**WRITE CYCLE II:  $\overline{CS}$  CONTROLLED \*<sup>1+2</sup>**



**Note:** \*1 If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in high impedance state.

\*2 All write cycle are determined from last address transition to the first address transition of the next address.

## TYPICAL CHARACTERISTICS CURVES

Fig. 3 – OPERATING SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 4 – OPERATING SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 5 – STANDBY SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 6 – STANDBY SUPPLY CURRENT vs. AMBIENT TEMPERATURE






Fig. 7 – OPERATING SUPPLY CURRENT vs. FREQUENCY




**MB81C74-25**  
**MB81C74-30**  
**MB81C74-35**

## TYPICAL CHARACTERISTICS CURVES (Cont'd)


**Fig. 8 – "H" LEVEL OUTPUT VOLTAGE  
vs. "H" LEVEL OUTPUT CURRENT**




**Fig. 9 – "L" LEVEL OUTPUT VOLTAGE  
vs. "L" LEVEL OUTPUT CURRENT**




**Fig. 10 – ACCESS TIME vs. SUPPLY VOLTAGE**



**Fig. 11 – ACCESS TIME vs. AMBIENT TEMPERATURE**



**Fig. 12 – ACCESS TIME vs. LOAD CAPACITANCE**




MB81C74-25  
MB81C74-30  
MB81C74-35

## PACKAGE DIMENSIONS

(Suffix: P)

1

22-LEADS PLASTIC DUAL IN-LINE PACKAGE  
(CASE No. : DIP-22P-M04)



©1988 FUJITSU LIMITED D22008S-4C

Dimensions in  
inches (millimeters)

**MB81C74-25**

**MB81C74-30**


**MB81C74-35**

## **PACKAGE DIMENSIONS (Cont'd)**

(Suffix: CV)

### **22-PAD CERAMIC (METAL SEAL) LEADLESS CHIP CARRIER (CASE No. : LCC-22C-A01)**

**1**



\*Share of PIN NO. 1 INDEX: Subject to changed without notice.

© 1988 FUJITSU LIMITED C22002S-2C

Dimensions in  
inches (millimeters)