

MB81C79B-35/-45

CMOS 72K-BIT HIGH-SPEED SRAM

8K Words x 9 Bits High-Speed CMOS Static Random Access Memory with Automatic Power Down

The Fujitsu MB81C79B is a 8,192 words x 9 bits static random access memory fabricated with CMOS technology. The 9-bit organization of this device is desirable for use in a parity check function. This device also has two fast column addresses, making it very suitable to use as cache buffers. To make power dissipation lower, peripheral circuits use CMOS technology, and to obtain smaller chip size, cells use NMOS transistors and resistors. All pins are TTL compatible and a single +5 V power supply is required.


The MB81C79B offers low power dissipation, low cost, and high performance.

- Organization: 8,192 words x 9 bits
- Static operation: no clock or timing strobe required
- Access time: $t_{AA} = t_{ACS1} = 35$ ns max, $t_{OE} = 10$ ns max.
A11, A12 access time = 12 ns max. (MB81C79B-35)
 $t_{AA} = t_{ACS1} = 45$ ns max, $t_{OE} = 15$ ns max.
A11, A12 access time = 15 ns max. (MB81C79B-45)
- Low power consumption: 550 mW max. (Operation)
138 mW max. (TTL Standby)
83 mW max. (CMOS Standby)
- Single +5 V power supply $\pm 10\%$ tolerance
- TTL compatible inputs and outputs
- Three-state inputs and outputs
- Chip select for simplified memory expansion, automatic power down
- Electrostatic protection for all inputs and outputs
- Standard 28-pin Plastic Packages:
Skinny DIP (300 mil) MB81C79B-xxPSK
SOP (450 mil) MB81C79B-xxPF


Absolute Maximum Ratings (See Note)

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.5 to +7.0	V
Input Voltage on any pin with respect to GND	V_{IN}	-3.5 to +7.0	V
Output Voltage on any I/O pin with respect to GND	V_{OUT}	-0.5 to +7.0	V
Output Current	I_{OUT}	± 20	mA
Power Dissipation	P_D	1.0	W
Temperature Under Bias	T_{BIAS}	-10 to +85	$^{\circ}C$
Storage Temperature Range	T_{STG}	-40 to +125	$^{\circ}C$

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




4



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB81C79B-35
MB81C79B-45

Fig. 1 — MB81C79B BLOCK DIAGRAM



TRUTH TABLE

CS ₁	CS ₂	\overline{WE}	\overline{OE}	MODE	SUPPLY CURRENT	I/O STATE
H	X	X	X	STANDBY	I_{SB}	HIGH-Z
L	L	X	X	DESELECT	I_{CC}	HIGH-Z
L	H	H	H	D _{OUT} DISABLE	I_{CC}	HIGH-Z
L	H	H	L	READ	I_{CC}	D _{OUT}
L	H	L	X	WRITE	I_{CC}	D _{IN}

* Fast address

CAPACITANCE ($T_A = 25^\circ C, f = 1MHz$)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance ($V_{IN}=0V$) ($\overline{CS_1}, CS_2, \overline{OE}, \overline{WE}$)	C ₁₁		7	pF
Input Capacitance ($V_{IN}=0V$) (Other Inputs)	C ₁₂		6	pF
I/O Capacitance ($V_{IO}=0V$)	C ₁₀		8	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Input Low Voltage	V_{IL}	-2.0*		0.8	V
Input High Voltage	V_{IH}	2.2		6.0	V
Ambient Temperature	T_A	0		70	°C

* -2.0V Min. for pulse width less than 20ns. (V_{IL} Min=-0.5V at DC level)

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Unit	Test Condition
Input Leakage Current	I_{LI}	-10	10	μA	$V_{IN}=0V$ to V_{CC}
Output Leakage Current	I_{LO}	-10	10	μA	$\overline{CS}_1=V_{IH}$ or $CS_2=V_{IL}$ or $\overline{WE}=V_{IL}$ or $\overline{OE}=V_{IH}$, $V_{OUT}=0V$ to V_{CC}
Operating Supply Current	I_{CC}		130	mA	$\overline{CS}_1=V_{IL}$ I/O=Open, Cycle=Min
Standby Supply Current	I_{SB1}		15	mA	$V_{CC}=\text{Min to Max}$, $\overline{CS}_1=V_{CC}-0.2V$ $V_{IN}\leq 0.2V$ or $V_{IN}\geq V_{CC}-0.2V$
	I_{SB2}		25	mA	$\overline{CS}_1=V_{IH}$
Output Low Voltage	V_{OL}		0.4	V	$I_{OL}=8mA$
Output High Voltage	V_{OH}	2.4		V	$I_{OH}=-4mA$
Peak Power-on Current	I_{PO}		50	mA	$V_{CC}=0V$ to V_{CC} Min. $\overline{CS}_1=\text{Lower of } V_{CC} \text{ or } V_{IH} \text{ Min.}$

AC TEST CONDITIONS

Input Pulse Levels: 0.6V to 2.4V
Input Pulse Rise And Fall Times: 5ns (Transient time between 0.8V and 2.2V)
Timing Measurement Reference Levels: Input: 1.5V
Output: 1.5V



Fig. 2

Output Load I.

For all except t_{LZ} , t_{HZ} , t_{WZ} , t_{OW} , t_{OLZ} , and t_{OHZ} .

Output Load II.

For t_{LZ} , t_{HZ} , t_{WZ} , t_{OW} , t_{OLZ} , and t_{OHZ} .



AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

READ CYCLE*1

Parameter	Symbol	MB81C79B-35		MB81C79B-45		Unit
		Min	Max	Min	Max	
Read Cycle Time	t_{RC}	35		45		ns
Address Access Time *2	t_{AA}		35#1		45#2	ns
\overline{CS}_1 Access Time *3	t_{ACS1}		35		45	ns
CS_2 Access Time *3	t_{ACS2}		15		20	ns
Output Hold from Address Change	t_{OH}	3		3		ns
\overline{OE} Access Time	t_{OE}		10		15	ns
Output Active from \overline{CS}_1 *4*5	t_{LZ1}	5		5		ns
Output Active from CS_2 *4*5	t_{LZ2}	2		2		ns
Output Active from \overline{OE} *4*5	t_{OLZ}	2		2		ns
Output Disable from \overline{CS}_1 *4*5	t_{HZ1}		20		25	ns
Output Disable from CS_2 *4*5	t_{HZ2}		20		25	ns
Output Disable from \overline{OE} *4*5	t_{OHZ}		20		25	ns

Note : *1 \overline{WE} is high for Read cycle.

*2 Device is continuously selected, $\overline{CS}_1=V_{LL}$, $CS_2=V_{HH}$ and $\overline{OE}=V_{LL}$.

*3 Address valid prior to or coincident with \overline{CS}_1 transition low, CS_2 transition high.

*4 Transition is specified at the point of $\pm 500mV$ from steady state voltage.

*5 This parameter is specified with Load II in Fig. 2.


#1 A11, A12 address access time is 12ns max.

#2 A11, A12 address access time is 15ns max.


MB81C79B-35
MB81C79B-45

READ CYCLE TIMING DIAGRAM *1

READ CYCLE I: ADDRESS CONTROLLED *2



READ CYCLE II: \overline{CS}_1 , CS_2 CONTROLLED *3



Note: *1 \overline{WE} is high for Read cycle.

*2 Device is continuously selected, $\overline{CS}_1=V_{IL}$, $CS_2=V_{IH}$ and $\overline{OE}=V_{IL}$.

*3 Address valid prior to or coincident with \overline{CS}_1 transition low, CS_2 transition high.

*4 Transition is specified at the point of $\pm 500mV$ from steady state voltage.

*5 This parameter is specified with Load II in Fig. 2.

WRITE CYCLE*1

Parameter	Symbol	MB81C79B-35		MB81C79B-45		Unit
		Min	Max	Min	Max	
Write Cycle Time *2	t_{WC}	35		45		ns
\overline{CS}_1 to End of Write	t_{CW1}	30		40		ns
CS_2 to End of Write	t_{CW2}	20		25		ns
Address Valid to End of Write	t_{AW}	30		40		ns
Address Setup Time	t_{AS}	0		0		ns
Write Pulse Width	t_{WP}	20		25		ns
Data Setup Time	t_{DW}	17		20		ns
Write Recovery Time *3	t_{WR}	3		3		ns
Data Hold Time	t_{DH}	0		0		ns
Output High-Z from \overline{WE} *4*5	t_{WZ}		15		20	ns
Output Low-Z from \overline{WE} *4*5	t_{LW}	0		0		ns

Note: *1 If \overline{CS}_1 goes high simultaneously with \overline{WE} high, the output remains in high impedance state.

*2 All write cycles are determined from the last address transition to the first address transition of next address.


*3 t_{WR} is defined from the end point of Write Mode.

*4 Transition is specified at the point of $\pm 500\text{mV}$ from steady state voltage.


*5 This parameter is specified with Load II in Fig. 2.

WRITE CYCLE TIMING DIAGRAM *1

WRITE CYCLE I: $\overline{CS_1}$, CS_2 CONTROLLED




- Note:**
- *1 If \overline{OE} , $\overline{CS_1}$, and CS_2 are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *2 All write cycles are determined from the last address transition to the first address transition of next address.
 - *3 t_{WR} is defined from the end point of WRITE Mode.
 - *4 Transition is specified at the point of $\pm 500\text{mV}$ from steady state voltage.
 - *5 This parameter is specified with Load II in Fig. 2.



- Note:**
- *1 If \overline{OE} , \overline{CS}_1 , and \overline{CS}_2 are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *2 All write cycles are determined from the last address transition to the first address transition of next address.
 - *3 t_{WR} is defined from the end point of WRITE Mode.
 - *4 Transition is specified at the point of $\pm 500\text{mV}$ from steady state voltage.
 - *5 This parameter is specified with Load II in Fig. 2.

MB81C79B-35
MB81C79B-45

PACKAGE DIMENSIONS



4

PACKAGE DIMENSIONS

