DATA SHEET



MB81C81A-25/-35 CMOS 256K-BIT HIGH-SPEED SRAM

256K Words x 1 Bit High-Speed CMOS Static Random Access Memory

The Fujitsu MB81C81A is a 262,144 words x 1 bit static random access memory fabricated with a CMOS technology. The MB81C81A uses NMOS cells and CMOS peripherals and has 300 mil plastic DIP and SOJ packages. It uses fully static circuitry throughout and, therefore, requires no clocks or refreshes to operate.

The MB81C81A is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are required. It is compatible with TTL logic and requires a single +5 V supply.

Organization:

262,144 words x 1 bit

Static operation: no clocks or refresh required

Access time:

25 ns max. (MB81C81A-25)

35 ns max. (MB81C81A-35)

Single +5 V power supply ±10% tolerance with low current drain: 100 mA max. (Active operation)

55 mA max.

(Standby, CMOS level)

30 mA max.

(Standby, TTL level)

Separate data inputs and outputs

TTL compatible inputs and outputs

Chip selected for simplified memory expansion, automatic power down Electrostatic protection for all inputs and outputs

Standard 24-pin Plastic Packages:

Skinny DIP SOJ

(300 mil) (300 mil) MB81C81A-xxPSK

MB81C81A-xxPJ

Absolute Maximum Ratings (See Note)

Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.5 to +7	V
Input Voltage on any pin with respect to GND	VN	-3.0 to +7	٧
Output Voltage on any pin with respect to GND	Vout	-0.5 to +7	٧
Output Current	l _{out}	±20	mA
Power Dissipation	PD	1.0	w
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature Range	T _{STG}	-45 to +125	°C


Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Pi	N ASSIC		ENT	
A1	1 2 3 4 5 6 7 8 9 10 11 12	24 23 22 21 20 19 18 17 16 15 14	VCC A11 A12 A8 A9 A10 A17 A14 A13 A3 Din CS	>:

This device contains circuitry to protect the inputs against damage due to high saids voltages or electric fields. However, it is advised that norms precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. MANN!

Copyright © 1990 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.



CAPACITANCE (TA = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (VIN = 0 V)	CIN		6	ρF
CS Capacitance (VCS = 0 V)	ccs		8	рF
Output Capacitance (VOUT = 0 V)	COUT		8	pF

PIN DESCRIPTION

Symbol	Pin Name	Symbol	Pin Name
A0 to A17	Address Input	WE	Write Enable
DiN	Data Input	VCC	Power Supply (5V±10%)
DOUT	Data Output	GND	Ground
<u>CS</u>	Chip Select		

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	v
Ambient Temperature	TA	0		70	°C

^{*} The operating ambient temperature range is guaranteed with transverse airflow exceed 2m/sec.


DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Condition	Symbol	Min	Тур	Max	Unit
Input Leakage Current	VIN = 0V to VCC	ILI	-10		10	μА
Output Leakage Current	CS = VIH, VOUT = 0V to VCC	lLO	-50		50	μА
Power Supply Current	CS = VIL, VIN = VIH or VIL OUT = 0mA, Cycle = Min.	ICC		<u>-</u> .	100	mA
Standby Supply Current	CS≥VCC-0.2V VIN≥VCC-0.2V or VIN≤0.2V	ISB1			15	mA
	CS = VIH, VIN = VIH or VIL	ISB2		,, <u>,</u>	10 50	mA
Peak Power on Current *1	VCC = 0V to VCC Min., CS = Lower of VCC or VIH Min.	IPO			30	mA
Input High Voltage		ViH	2.2		6.0	٧
Input Low Voltage		VIL	-0.5 *2		0.8	v
Output High Voltage	IOH = -4mA	Voн	2.4	-		٧
Output Low Voltage	KOL = 8mA	VOL		-	0.4	٧

^{*1} A pull-up resistor to Vcc on the CS input is required to keep the device deselected; otherwise, power-on current approaches lcc active.

^{*2 -2.0} V Min. for pulse width less than 10 ns.



AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	MB81C8		81A-25	MB810	MB81C81A-35	
	Symbol	Min.	Max.	Min. Max.	Unit	
READ CYCLE *1						
Read Cycle Time *2 *3	tRC	25		35		ns
Address Access Time	tAA		25		35	ns
Chip Select Access Time *4	tACS		25		35	ns
Output Hold from Address Change	юн	3		3		ns
Chip Selection to Output in Low-Z	tLZ	3		3		ns
Chip Deselect to Output in High-Z	tHZ	0	15	0	20	ns
Chip Selection to Power Up Time	tPU	0		0		ns
Chip Selection to Power Down Time	tPD		25		35	ns


^{*1} WE is high for Read cycle.

^{*2} All Read cycles are determined from the last address transition to the first address transition of next cycle.

^{*3} Device is continuously selected, CS=VIL

^{*4} Address valid prior to or coincident with CS transition low.

^{*5} Transition is measured at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.




^{*5} Transition is measured at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.

AC CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted.)

P		MB81C81A-25		MB81C81A-35		
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE *1 *2						
Write Cycle Time	tWC	25		35		ns
Address Valid to End of Write	tAW	20		30		ns
Chip Selection to End of Write	tCW	20		30		ns
Data Valid to End of Write	tDW	13		18		ns
Data Hold Time	tDH	0		0		ns
Write Pulse Width	tWP	18		28		ns
Write Recovery Time	tWR	1		1		ns
Address Setup Time	tAS	0		0		ns
Output Active from End of Write	toW	0	[0		ns
Write Enable to Output in High-Z	tWZ	0	12	0	15	ns




^{*1} CS or WE must be high during address transitions.

*2 If CS goes high simultaneously with WE high, the output remains in high impedance state.

*3 All Write cycles are determined from the last address transition to the first address transition of next cycle.

*4 Transition is measured at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.



^{*1} CS or WE must be high during address transitions.

^{*2} If CS goes high simultaneously with WE high, the output remains in high impedance state.

^{*3} All Write cycles are determined from the last address transition to the first address transition of next cycle.

^{*4} Transition is measured at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.

PACKAGE DIMENSIONS

