DATA SHEET



MB81C84A-25/-35 CMOS 256K-BIT HIGH-SPEED SRAM

64K Words x 4 Bits High-Speed CMOS Static Random Access Memory

The Fujitsu MB81C84A is a 65,536 words x 4 bits static random access memory fabricated with CMOS silicon gate process technology. The MB81C84A uses NMOS cells and CMOS peripherals and is housed in 300 mil plastic DIP and SQJ packages.

The MB81C84A uses fully static circuitry and, therefore, requires no clocks or refreshes to operate. It is compatible with TTL logic and requires a single +5 V supply.

It is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are required.

Organization: 65,536 words x 4 bits

Static operation: no clocks or refresh required
 Access time: 25 ns max. (MB81C84A-25)
 35 ns max. (MB81C84A-35)

Single +5 V power supply ±10% tolerance with low current drain

100 mA max. (Active operation)

15 mA max. (Standby operation, TTL level) 30 mA max. (Standby operation, CMOS level)

Common data inputs and outputs

TTL compatible inputs and outputs

- · Chip select for simplified memory expansion, automatic power down
- Three-state outputs with OR-tie capacity
- Electrostatic protection for all inputs and outputs


Standard 24-pin Plastic Packages:

Skinny DIP (300 mil) MB81C84A-xxPSK SOJ (300 mil) MB81C84A-xxPJ

Absolute Maximum Ratings (See Note)

Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.5 to +7.0	V
Input Voltage on any pin with respect to GND	V _{IN}	-3.0 to +7.0	v
Output Voltage on any pin with respect to GND	V _{out}	-0.5 to +7.0	v
Output Current	юл	±20	mA
Power Dissipation	P _D	1.0	W
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature Range	T _{STG}	-45 to +125	°C


Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



	PIN	ASSIG		ENT	Г
A 1		1	24	Ы	VCC
Ao		2	23	口	A11
A 5		3	22	Þ	A12
A14		4	21	口	A 8
A13		5	20	口	A9
A4		6	19		A10
A 6		7	18	口	A15
A 7		8	17	口	1/04
A 2		9	16		I/O3
AЗ		10	15		VO2
cs		11	14		VO1
GND		12	13		WE
	×	0.		•	

This device contains circuitry to protect the Inputs against damage due to high static voltages or electric fiside. However, it is advised the inormal pressutions be taken to avoid application of any voltage higher than maximum rated voltages to this high procedures.

Copyright © 1990 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.



CAPACITANCE (TA = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (VIN = 0 V)	CIN		6	pF
CS Capacitance (VCS = 0 V)	cēs		8	pF
Output Capacitance (VOUT = 0 V)	COUT		8	pF

PIN DESCRIPTION

Symbol	Pin Name	Symbol	Pin Name
A0 to A15	Address Input	WE	Write Enable
VO1 to VO4	Data Inputs/Data Outputs	Vcc	Power Supply (5V±10%)
CS	Chip Select	GND	Ground

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ambient Temperature	TA	0		70	°C

^{*} The operating ambient temperature range is guaranteed with transverse airflow exceed 2m/sec.


DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Condition	Symbol	Min	Тур	Max	Unit
Input Leakage Current	VIN = 0V to VCC	lu	-10		10	μА
Output Leakage Current	CS = VIH, VOUT = 0V to 4.5V	llo	-50		50	μА
Power Supply Current	CS = VIL, VIN = VIH or VIL, OUT = 0mA, Cycle = Min.	ICC		 	100	mA
Standby Supply Current	CS≥VCC-0.2V VIN≥VCC-0.2V or VIN≤0.2V	ISB1			15	mA
Standby Supply Current	CS = VIH, VIN = VIH or VIL	ISB2			30	mA
Peak Power on Current *1	VCC = 0V to VCC Min., CS = Lower of VCC or VIH Min.	IPO			40	mA
Input High Voltage		VIH	2.2		6.0	٧
Input Low Voltage		VIL	-0.5 *2		0.8	٧
Output High Voltage	ЮH = -4mA	VOH	2.4			٧
Output Low Voltage	KOL = 8mA	VOL			0.4	٧

^{*1} A pull-up resistor to Vcc on the $\overline{\text{CS}}$ input is required to keep the device deselected; otherwise, power-on current approaches lcc active.

^{*2 -2.0} V Min. for pulse width less than 10 ns.



AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)


Parameter	Sumb at	MB81C84A-25		MB81C84A-35		Τ
	Symbol	Min.	Max.	Min.	Max.	Unit
READ CYCLE *1						
Read Cycle Time *2 *3	tRC	25		35		ns
Address Access Time	tAA		25		35	ns
Chip Select Access Time *4	tACS		25		35	ns
Output Hold from Address Change	tOH	3		3		ns
Chip Selection to Output in Low-Z	tLZ	3		3	<u> </u>	ns
Chip Deselect to Output in High-Z	tHZ	0	15	0	20	ns
Chip Selection to Power Up Time	tPU	0		0		ns
Chip Selection to Power Down Time	tPD		25		35	ns

^{*1} WE is high for Read cycle.

^{*2} All Read cycles are determined from the last address transition to the first address transition of next cycle.
*3 Device is continuously selected, CS=VIL.

*4 Address valid prior to or coincident with CS transition low.

^{*5} Transition is measured at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.




^{*1} WE is high for Read cycle.

¹² All Read cycles are determined from the last address transition to the first address transition of next cycle.
23 Device is continuously selected, CS=VIL.
44 Address valid prior to or coincident with CS transition low.
5 Transition is measured at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.

AC CHARACTERISTICS (Continued)


(Recommended operating conditions unless otherwise noted.)

Parameter	S	MB81C84A-25		MB81C84A-35		Τ
	Symbol	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE *1*2				•		
Write Cycle Time	tWC	25		35		ns
Address Valid to End of Write	tAW	20		30		ns
Chip Selection to End of Write	tCW	20		30		ns
Data Valid to End of Write	tDW	8		12		ns
Data Hold Time	tDH	0		0		ns
Write Pulse Width	tWP	18		28		ns
Write Recovery Time	tWR	1		1		ns
Address Setup Time	tAS	0		0		ns
Output Active from End of Write	tOW	3		3		ns
Write Enable to Output in High-Z	tWZ	0	9	0	15	ns



^{*1} CS or WE must be high during address transitions.
*2 If CS goes high simultaneously with WE high, the output remains in high impedance state.
*3 All Write cycles are determined from the last address transition to the first address transition of next cycle.

^{*4} Transition is measured at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.



^{*1} CS or WE must be high during address transitions.

^{*2} If CS goes high simultaneously with WE high, the output remains in high impedance state.

^{*3} All Write cycles are determined from the last address transition to the first address transition of next cycle.

^{*4} Transition is measured at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.

PACKAGE DIMENSIONS

