MEMORY Consumer FCRAMTM cmos

512M Bit (4 bank x 2M word x 64 bit)

Consumer Applications Specific Memory for SiP

MB81EDS516445

■ DESCRIPTION

The Fujitsu MB81EDS516445 is a CMOS Fast Cycle Random Access Memory (FCRAM*) with Low Power Double Data Rate (LPDDR) SDRAM Interface containing 536,870,912 storages accessible in a 64-bit format. MB81EDS516445 is suited for consumer application requiring high data band width with low power consumption.

*: FCRAM is a trademark of Fujitsu Microelectronics Limited, Japan

■ FEATURES

- 2 M word × 64 bit × 4 banks organization
- DDR Burst Read/Write Access Capability
 - $-t_{CK} = 4.6 \text{ ns Min} / 216 \text{ MHz Max } (Tj \le +105 \,^{\circ}\text{C})$
 - -tcк = 5 ns Min / 200 MHz Max (Tj \leq + 125 °C)
- Low Voltage Power Supply: $V_{DD} = V_{DDQ} + 1.7 \text{ V to } + 1.9 \text{ V}$
- Junction Temperature: $T_J = -10 \, ^{\circ}\text{C}$ to $+125 \, ^{\circ}\text{C}$
- 1.8 V-CMOS compatible inputs
 Burst Length: 2, 4, 8, 16
- CAS latency: 2, 3, 4
- · Clock Stop capability during idle periods
- Auto Precharge option for each burst access
- Configurable Driver Strength and Pre Driver Strength
- Auto Refresh and Self Refresh Modes
- Deep Power Down Mode
- Low Power Consumption
 - -IDD4R =300 mA Max @ 3.46 GByte/s
 - -IDD4W =380 mA Max @ 3.46 GByte/s
- 8 K refresh cycles / 4 ms (Tj \leq +125 °C)



■ PIN DESCRIPTIONS


Symbol	Туре	Fund	ction	
CK, CK	Input	Clock		
CKE	Input	Clock Enable		
CS	Input	Chip Select		
RAS	Input	Row Address Strobe		
CAS	Input	Column Address Strobe		
WE	Input	Write Enable		
BA[1:0]	Input	Bank Address Inputs		
A[12:0]	Input	Address Inputs	Row	A0 to A12
A[12.0]	iliput	Address inputs	Column	A0 to A7
AP(A10)	Input	Auto Precharge Enable	·	·
DM[7:0] *1	Input	Input Data Mask Enable		
DQ[63:0] *1, *2	I/O	Data Bus Input / Output		
DQS[7:0] *2	I/O	Data Strobe		
Vddq, Vdd	Supply	Power Supply		
Vssq, Vss	Supply	Ground		

^{*1 :} DM0, DM1, DM2, DM3, DM4, DM5, DM6 and DM7 correspond to DQ[7:0], DQ[15:8], DQ[23:16], DQ[31:24], DQ[39:32], DQ[47:40], DQ[55:48] and DQ[63:56].

^{*2 :} DQS0, DQS1, DQS2, DQS3, DQS4, DQS5, DQS6 and DQS7 correspond to DQ[7:0], DQ[15:8], DQ[23:16], DQ[31:24], DQ[39:32], DQ[47:40], DQ[55:48] and DQ[63:56].


1. Clock Inputs (CK and \overline{CK})

CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the rising edge of CK. And the rising edge of $\overline{\text{CK}}$ increment device internal address counter and drive even and odd data input/out respectively.



2. Clock Enable (CKE)

CKE is a high active clock enable signal. When CKE = Low is latched at the rising edge of CK, the next CK rising edge will be invalid. CKE controls power down mode and self refresh mode.



3. Chip Select (CS)

 $\overline{\text{CS}}$ enables all commands inputs, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$, and address inputs. $\overline{\text{CS}}$ = High disable command input but internal operation such as burst cycle will not be suspended.

4. Command Inputs (\overline{RAS} , \overline{CAS} and \overline{WE})

The combination of RAS, CAS, and WE input in conjunction with CS at a rising edge of the CK define the command for device operation. Refer to the "■COMMAND TRUTH TABLE".


5. Bank Address Inputs (BA0, BA1)

BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or PRECHARGE command is being applied.

6. Address Inputs (A0 to A12)

Address input selects an arbitrary location of a total of 2,097,152 words of each memory cell matrix. Total 21 address input signals are required to decode such a matrix. Row Address (RA) is input from A0 to A12 and Column Address (CA) is input from A0 to A7. Row addresses are latched with ACTIVE (ACT) command, and Column addresses and Auto Precharge (AP) bit are latched with Read (READ or READA) or Write command (WRIT or WRITA).

Command and address inputs setup and hold time



7. Input Data Mask (DM0 to DM7)

DM is an input mask signal for write data. Input data is masked when DM is sampled High on the both edges of DQS along with input data. DM0, DM1, DM2, DM3, DM4, DM5, DM6 and DM7 correspond to DQ[7:0], DQ[15:8], DQ[23:16], DQ[31:24], DQ[39:32], DQ[47:40], DQ[55:48] and DQ[63:56] respectively. Refer to the "DQ/DQS/DM Correspondence Table".

8. Data Bus Input / Output (DQ0 to DQ63)

DQ is data bus input / output signal.


9. Data Strobe (DQS0 to DQS7)

DQS is edge aligned with output read data and center aligned with input write data. DQS0, DQS1, DQS2, DQS3, DQS4, DQS5, DQS6 and DQS7 correspond to DQ[7:0], DQ[15:8], DQ[23:16], DQ[31:24], DQ[39:32], DQ[47:40], DQ[55:48] and DQ[63:56] respectively. Refer to the "DQ/DQS/DM Correspondence Table".


• DQ/DQS/DM Correspondence Table

DQ	DQS	DM
DQ[7:0]	DQS0	DM0
DQ[15:8]	DQS1	DM1
DQ[23:16]	DQS2	DM2
DQ[31:24]	DQS3	DM3
DQ[39:32]	DQS4	DM4
DQ[47:40]	DQS5	DM5
DQ[55:48]	DQS6	DM6
DQ[63:56]	DQS7	DM7

■ BLOCK DIAGRAM



■ SIMPLIFIED STATE DIAGRAM



■ FUNCTIONAL DESCRIPTION

1. Power Up Initialization

This device internal condition after power-up will be undefined. The following Power up initialization sequence must be performed to start proper device operation.

- 1. Apply power (VDD should be applied before or in parallel with VDDQ) and start clock. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP or DESL condition for a minimum of 300 μ s.
- 3. Precharge all banks by PRECHARGE (PRE) or PRECHARGE ALL (PALL) command.
- 4. Assert minimum of 2 AUTO REFRESH (REF) commands.
- 5. Program the Mode Register by MODE REGISTER SET (MRS) command.
- 6. Program the Extended Mode Register by MODE REGISTER SET (MRS) command.

In addition, CKE must be High to ensure that output is High-Z state. The Mode Register and Extended Mode Register can be set before 2 Auto-refresh commands (REF).

2. Mode Register

The Mode Register is used to configure the type of device function among optional features. This device has 2 Mode Registers, Mode Register and Extended Mode Register. Mode Registers can be programmed by MODE REGISER SET (MRS) command. Refer to the "Mode Register Table" in "

FUNCTIONAL DESCRIPTION".

Mode Register Table

Mode Register BA₁ BA₀ A₁₂ A₁₁ **A**10 A_9 A₈ A_7 A_6 A_5 A_4 Аз A_2 A_1 A_0 **ADDRESS** Mode Register 0 0 0 0 CL 0 BL 0 0 0 A_4 **CAS Latency** A_1 Αo **Burst Length** A_6 A_5 A_2 0 0 0 Reserved 0 0 0 Reserved 1 Reserved 0 0 0 0 1 2 0 1 0 0 0 4 1 0 3 0 8 1 1 1 1 1 0 0 4 1 0 0 16 1 0 1 Reserved 1 0 1 Reserved 1 1 0 Reserved 1 1 0 Reserved 1 1 Reserved 1 1 Reserved 1 1 **Extended Mode Register** BA₁ BA₀ A₁₂ A_9 A_8 **A**7 A_6 A_5 A_4 A_2 A_1 Αo Аз **ADDRESS** Extended Mode 0 1 0 0 0 0 0 0 **PDS** DS 0 0 0 0 0 Register A_6 Pre Driver Strength A_5 **Driver Strength** Fast Normal 0 0 Slow Weak 1 1

3. Burst Length (BL)

Burst Length (BL) is the number of word to be read or write as the result of a single READ or WRITE command. It can be set on 2, 4, 8, 16 words boundary through Mode Register. The burst type is sequential that is incremental decoding scheme within a boundary address to be determined by burst length. Device internal address counter assigns +1 to the previous address until reaching the end of boundary address and then wrap round to least significant address (=0).

Significant address (· /	ing Col	umn Ad	dress	Burst Address Sequence
Length	A 3	A 2	A 1	Ao	(Hexadecimal)
2	Х	Х	Х	0	0 - 1
2	Х	Х	Х	1	1 - 0
	Х	Х	0	0	0 - 1 - 2 - 3
4	Х	Х	0	1	1 - 2 - 3 - 0
4	Х	Х	1	0	2 - 3 - 0 - 1
	Х	Х	1	1	3 - 0 - 1 - 2
	Х	0	0	0	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7
	Х	0	0	1	1 - 2 - 3 - 4 - 5 - 6 - 7 - 0
	Х	0	1	0	2 - 3 - 4 - 5 - 6 - 7 - 0 - 1
0	Х	0	1	1	3 - 4 - 5 - 6 - 7 - 0 - 1 - 2
8	Х	1	0	0	4 - 5 - 6 - 7 - 0 - 1 - 2 - 3
	Х	1	0	1	5 - 6 - 7 - 0 - 1 - 2 - 3 - 4
	Х	1	1	0	6 - 7 - 0 - 1 - 2 - 3 - 4 - 5
	Х	1	1	1	7 - 0 - 1 - 2 - 3 - 4 - 5 - 6
	0	0	0	0	0-1-2-3-4-5-6-7-8-9-A-B-C-D-E-F
	0	0	0	1	1-2-3-4-5-6-7-8-9-A-B-C-D-E-F-0
	0	0	1	0	2-3-4-5-6-7-8-9-A-B-C-D-E-F-0-1
	0	0	1	1	3-4-5-6-7-8-9-A-B-C-D-E-F-0-1-2
	0	1	0	0	4-5-6-7-8-9-A-B-C-D-E-F-0-1-2-3
	0	1	0	1	5-6-7-8-9-A-B-C-D-E-F-0-1-2-3-4
	0	1	1	0	6-7-8-9-A-B-C-D-E-F-0-1-2-3-4-5
40	0	1	1	1	7-8-9-A-B-C-D-E-F-0-1-2-3-4-5-6
16	1	0	0	0	8-9-A-B-C-D-E-F-0-1-2-3-4-5-6-7
	1	0	0	1	9-A-B-C-D-E-F-0-1-2-3-4-5-6-7-8
	1	0	1	0	A-B-C-D-E-F-0-1-2-3-4-5-6-7-8-9
	1	0	1	1	B-C-D-E-F-0-1-2-3-4-5-6-7-8-9-A
	1	1	0	0	C-D-E-F-0-1-2-3-4-5-6-7-8-9-A-B
	1	1	0	1	D-E-F-0-1-2-3-4-5-6-7-8-9-A-B-C
	1	1	1	0	E-F-0-1-2-3-4-5-6-7-8-9-A-B-C-D
	1	1	1	1	F-0-1-2-3-4-5-6-7-8-9-A-B-C-D-E

4. CAS Latency (CL)

CAS Latency (CL) is the delay between READ command being registered and first read data becoming available during read operation. First read data will be valid after (CL-1) \times tck + tac from the CK rising edge where Read command being latched.

5. Driver Strength (DS)

Driver Strength (DS) is to adjust the driver strength of data output.

6. Pre Driver Strength (PDS)

Pre Driver Strength (PDS) is to adjust the transition time of the data output without changing the output driver impedance.

■ COMMAND TRUTH TABLE

1) Basic Command Truth Table

Command	Symbol	CS	RAS	CAS	WE	ВА	A10 (AP)	A[9:0], A11, A12
DESELECT*1	DESL	Н	Х	Χ	Χ	Χ	Х	X
NO OPERATION *1	NOP	L	Н	Н	Н	Х	Х	Х
BURST TERMINATE *2, *3	BST	L	Н	Н	L	Х	Х	Х
READ *3, *4	READ	L	Н	L	Н	V	L	CA
READ with Auto-precharge *3, *4	READA	L	Н	L	Н	V	Н	CA
WRITE *3, *4	WRIT	L	Н	L	L	V	L	CA
WRITE with Auto-precharge *3, *4	WRITA	L	Н	L	L	V	Н	CA
BANK ACTIVE *4, *5	ACT	L	L	Н	Н	V		RA
PRECHARGE SINGLE BANK *5, *6	PRE	L	L	Н	L	V	L	Х
PRECHARGE ALL BANKS *5, *6	PALL	L	L	Н	L	Х	Н	Х
AUTO REFRESH *6	REF	L	L	L	Н	Х	Х	Х
MODE REGISTER SET *7	MRS	L	L	L	L	V	V	V

Note: V = Valid, L = V_{IL}, H = V_{IH}, X can be either V_{IL} or V_{IH}, RA = Row Address, CA = Column Address All commands are assumed to be valid state transitions and latched on the rising edge of CK. CKE assume to be kept High.

- *1: NOP and DESL commands have the same functionality. Unless specifically noted, NOP will represent both NOP and DESL command in later description.
- *2: When the current state is IDLE and CKE=L, BST command will represent DPD command. Refer to the "■CKE COMMAND TRUTH TABLE".
- *3: BST command can be applied to READ or WRIT. READA and WRITA must not be terminated by BST command.
- *4: READ, READA, WRIT and WRITA commands can be issued after the corresponding bank has been activated by ACT commands. Refer to the "\subsetsIMPLIFIED STATE DIAGRAM".
- *5: ACT command can be issued after corresponding bank has been precharged by PRE or PALL command. Refer to the "■ SIMPLIFIED STATE DIAGRAM".
- *6: REF command can be issued after all banks have been precharged by PRE or PALL command. Refer to the "■SIMPLIFIED STATE DIAGRAM".
- *7: MRS command can be issued after all banks have been precharged and all DQ are in High-Z. Mode Register and Extended Mode Register are selected through BA input. Mode Register and Extended Mode Register must be set by MRS command after power up.

2) CKE Command Truth Table

Command	Symbol	CI	KE	CS	RAS	CAS	WE	ВА	A[12:0]
Command	Symbol	n-1	n	00	INAG	0,0	***	DA	A[12.0]
SELF REFRESH ENTRY*1	SELF	Н	L	L	L	L	Н	Х	х
SELF REFRESH EXIT *2	SELFX	L	Н	L	Н	Н	Н	Х	Х
SELF REFRESH EXIT	SELFA	L	п	Н	Х	Х	Х	Х	Х
POWER DOWN ENTRY *1	PD	Н	_	L	Н	Н	Н	Х	Х
POWER DOWN ENTRY	PD		L	Н	Х	Х	Х	Х	Х
POWER DOWN EXIT	PDX	L	Н	L	Н	Н	Н	Х	Х
FOWER DOWN EXIT	FDX	_ L	- 11	Н	Х	Х	Х	Х	Х
DEEP POWER DOWN ENTRY *1	DPD	Н	L	L	Н	Н	L	Х	Х
DEEP POWER DOWN EXIT	DPDX	L	Н	L	Н	Н	Н	Х	Х
DLLF FOWER DOWN EXIT	DFDX	L	П	Н	Х	Х	Χ	Χ	Х

Note: V = Valid, $L = V_{IL}$, $H = V_{IH}$, X can be either V_{IL} or V_{IH}

^{*1:} SELF and DPD commands can be issued after all banks have been precharged and all DQ are in High-Z.

^{*2:} CKE should be held High more than treet period after SELFX.

3) Single Bank Operation

Current State	CS	RAS	CAS	WE	Address	Command	Function
IDLE	Н	Х	Х	Χ	Х	DESL	
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	
	L	Н	L	Н	BA, CA, AP	READ/READA	- Illegal *1
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal
	L	L	Н	Н	BA, RA	ACT	Bank Active
	L	L	Н	L	BA, AP	PRE/PALL	NOP *2
	L	L	L	Н	Х	REF	Auto Refresh or Background Refresh *3
	L	L	L	L	MODE	MRS	Mode Register Set *3, *4
BANK ACTIVE	Η	Х	Χ	Χ	Х	DESL	
	L	Н	Н	I	Х	NOP	NOP
	L	Н	Н	L	Х	BST	
	L	Н	L	Н	BA, CA, AP	READ/READA	Start Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Start Write; Determine AP
	L L		Н	Н	BA, RA	ACT	Illegal *1
	L	L	Τ	Г	BA, AP	PRE/PALL	Precharge; Determine Precharge Type
	L	L	L	Н	Х	REF	Illegal
	L	L	L	L	MODE	MRS	Tillegal

Current State	CS	RAS	CAS	WE	Address	Command	Function
READ	Н	Х	Χ	Χ	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	TNOP
	L	Н	Н	L	Х	BST	Burst Terminate → BANK ACTIVE
	L	Н	L	H	BA, CA, AP	READ/READA	Interrupt burst read by new burst read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal
	L	L	Н	Τ	BA, RA	ACT	Illegal *1
	L	L	Н	L	BA, AP	PRE/PALL	Terminate burst read by precharge → IDLE
	L	L	L	Η	Х	REF	Illegal
	L	L	L	L	MODE	MRS	illegal
WRITE	Ι	Х	Χ	Χ	X	DESL	NOP
	Ш	Н	Н	Η	X	NOP	1101
	L	Н	Н	L	Х	BST	Burst terminate → BANK ACTIVE
	L	Н	L	Н	BA, CA, AP	READ/READA	Interrupt burst write by new burst read; Determine AP *5
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Interrupt burst write by new burst write; Determine AP
	L	L	Н	Н	BA, RA	ACT	Illegal *1
	L	L	Н	L	BA, AP	PRE/PALL	Tillegal
	L	L	L	Н	Х	REF	Illegal
	L	L	L	L	MODE	MRS	lliogai

Current State	CS	RAS	CAS	WE	Address	Command	Function
READ WITH	Н	Х	Х	Х	Х	DESL	NOP
AUTO PRECHARGE	L	Н	Н	Н	Х	NOP	TNOP
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Н	BA, CA, AP	READ/READA	
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	- Illegal *1
	L	L	Н	Н	BA, RA	ACT	Tillegal
	L	L	Н	L	BA, AP	PRE/PALL	
	L	L	L	Н	Х	REF	Illegal
	L	L	L	L	MODE	MRS	Tillegal
WRITE WITH	Н	Х	Х	Х	Х	DESL	NOP
AUTO PRE- CHARGE	L	Н	Н	Η	Х	NOP	NOP
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Н	BA, CA, AP	READ/READA	
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	- Illegal *1
	L	L	Н	Н	BA, RA	ACT	Tillegal
	L	L	Н	L	BA, AP	PRE/PALL]
	L L L H		Х	REF	Illegal		
	L	L	L	L	MODE	MRS	Tilleyai

Current State	CS	RAS	CAS	WE	Address	Command	Function
Write	Н	Х	Х	Х	Х	DESL	
Recovering	L	Н	Н	Н	X	NOP	NOP
	L	Н	Н	L	X	BST	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Start Write; Determine AP
	L	L	Н	Н	BA, RA	ACT	- Illegal *1
	L	L	Н	L	BA, AP	PRE/PALL	- illegai
	L	L	L	Н	Х	REF	Illegal
	L	L	L	L	MODE	MRS	- illegai
Precharging	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	TNOP
	L	Н	Н	L	X	BST	Illegal
	L	Н	L	Н	BA, CA, AP	READ/READA	
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal*1
	L	L	Н	Н	BA, RA	ACT	
	L	L	Н	L	BA, AP	PRE/PALL	NOP*2
	L	L	L	Н	Х	REF	- Illegal
	L	L	L	L	MODE	MRS	Tilleyai

(Continued)

Current State	CS	RAS	CAS	WE	Address	Command	Function
Bank	Н	Х	Х	Х	Х	DESL	NOP
Activating	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	
	L	Н	L	Н	BA, CA, AP	READ/READA	
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	Н	Н	BA, RA	ACT	
	L	L	Н	L	BA, AP	PRE/PALL	
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	illegai
Refreshing/	Н	Х	Х	Х	Х	DESL	NOP
Mode Register Setting	L	Н	Н	Н	Х	NOP	NOP
3	L	Н	Н	L	Х	BST	
	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal
	L I		Х	Х	Х	ACT/PRE/PALL/ REF/SELF/MRS	

RA = Row Address

BA = Bank Address

CA = Column Address AP = Auto Precharge

Note: Assuming CKE = H during the previous clock cycle and the current clock cycle. After illegal commands are asserted, following command and stored data should not be guaranteed.

*1: Illegal to bank in the specified state. Command entry may be legal depending on the state of bank selected by BA.

*2: NOP to bank in precharging or in idle state. Bank in active state may be precharged depending on BA.

*3: Illegal if any bank is not idle.

*4: MRS command should be issued on condition that all DQ are in High-Z.

*5: Requires appropriate DM masking.

■ BANK OPERATION COMMAND TABLE

Minimum clock latency or delay time for single bank operation

			2nd Command (same bank)													
		MRS	АСТ	READ	READA	WRIT	WRITA	BST	PRE	PALL	REF	SELF				
	MRS	tmrd	tmrd	_	_	_	_	t MRD								
	ACT	1	1	trcd	trcd	trco	*5 trcd	_	tras	tras	1	-				
	READ	1	1	1	1	BL/2 +CL	BL/2 +CL	1	;3 1	*3 1	1	_				
	READA	*1, *2 BL/2 + t _{RP}	BL/2 + t _{RP}	_	_	_	_	BL/2 + t _{RP}	BL/2 + t _{RP}	BL/2 + t _{RP}	BL/2 + t _{RP}	*1, *2 BL/2 + t _{RP}				
þ	WRIT	1	1	*6 2 + twrr	*6 2 + twrr	1	1	1	BL/2 + 1 + twr	BL/2 + 1 + twr	1	_				
1st Command	WRITA	*1, *2 BL/2 + 1 + t _{DAL}	BL/2 + 1 + t _{DAL}	1	1	1	1	BL/2 +1 + t _{DAL}	BL/2 +1 + t _{DAL}	BL/2 +1 + t _{DAL}	BL/2 +1 + t _{DAL}	*1, *2 BL/2 +1 + t _{DAL}				
st Co	READ - BST	-		1	1	CL	CL	. 1	•3 1	*3 1	1	_				
_	WRIT - BST	_	_	1 + twтя	1 + twrr	1	1		*3 1 + twr	1 + twr	_	_				
	PRE	*1, *2 t RP	trp	_	_	_	_	t RP	1	1	*1 trp	*1, *2 t RP				
	PALL	*2 t _{RP}	tR₽	-		_	_	t RP	1	1	t _{RP}	*2 t _{RP}				
	REF	trefc	trefc	_	_	_	_	trefc	trefc	trefc	trefc	trefc				
" ,	SELFX	trefc	trefc	_	_	_		trefc	trefc	trefc	trefc	trefc				

[&]quot; - ": illegal

^{*1:} Assume all banks are in IDLE state.

^{*2:} Assume output is in High-Z state.

^{*3:} Assume tras (Min.) is satisfied.

^{*4:} ACT to READA interval must be longer than tRAS - BL/2.

^{*5:} ACT to WRITA interval must be longer than tras - (1 + BL/2 + twr).

^{*6:} Assume appropriate DM masking.

Minimum clock latency or delay time for multi bank operation

1411111	mum clock	laterity C	or delay	unie ioi		nd Com		her ban	k)			
		MRS	ACT	READ	READA	WRIT	WRITA	BST	PRE	PALL	REF	SELF
	MRS	t mrd	tmrd	_	_	_	_	t mrd	tmrd	tmrd	tmrd	tmrd
	ACT	_	trrd	1	1	1	1	1	1	tras	_	_
	READ	_	*1, *3 1	1	1	BL/2 +CL	BL/2 +CL	1	1	1	_	_
	READA	*1, *2 BL/2 + t _{RP}	*1, *3 1	BL/2	BL/2	BL/2 +CL	BL/2 +CL	BL/2 + t _{RP}	1	BL/2 + t _{RP}	*1 BL/2 + t _{RP}	BL/2 + t _{RP}
р	WRIT	_	*1, *3 1	*5 2 + t wTR	*5 2 + t wtr	1	1	1	1	BL/2 + 1 + twr	_	_
1st Command	WRITA	+ 1 + 1 + tdal	*1, *3 1	BL/2 + 1 + twrr	BL/2 + 1 + twrr	BL/2	BL/2	BL/2 +1 + t _{DAL}	1	BL/2 + 1 + tdal	*1 BL/2 + 1 + t _{DAL}	*1 BL/2 + 1 + t _{DAL}
st Co	READ - BST	_	*1, *3 1	1	1	CL	CL	1	1	⁻⁴ 1	_	_
1	WRIT - BST	_	1	1 + twr	1 + twrr	1	1	'	1	1 + twr	-	-
	PRE	*1, *2 t RP	*1, *3 1	1	1	1	1	1	1	1	*1 t RP	*1, *2 t RP
	PALL	*1 t RP	trp	_	_	_	_	trp	1	1	trp	trp
	REF	trefc	trefc	_	_	_	_	trefc	trefc	trefc	trefc	trefc
	SELFX	trefc	trefc	_	_	_	_	trefc	trefc	trefc	trefc	trefc

[&]quot; - ": illegal

^{*1:} Assume other bank is in IDLE state.

^{*2:} Assume output is in High-Z state.

^{*3:} Assume trrd is satisfied.

^{*4:} Assume tras is satisfied.

^{*5:} Assume appropriate DM masking.

■ COMMAND DESCRIPTION

1. DESELECT (DESL)

When $\overline{\text{CS}}$ is High at the CK rising edge, all input signals are neglected. Internal operation such as burst cycle is held.

2. NO OPERATION (NOP)

NOP disables address and data input and internal operation such as burst cycle is held.


3. BANK ACTIVE (ACT)

ACT activates the bank selected by BA and latch the row address through A0 to A12.


4. READ (READ)

READ initiates burst read operation to an activated row address. Address inputs of A[7:0] determine starting column address and A10 determines whether Auto Precharge is used or not. Initially DQS output Low level then start toggling together with data output with respect to CL and BL. The read data output is edge-aligned with first rising edge of DQS and successive read data output are edge-aligned to the successive edge of DQS. The CK drives the rising edge of DQS and Even data, and the \overline{CK} drives the falling edge of DQS and Odd data.

Data Output Timing



Read Preamble and Postamble @CL = 3




5. READ with Auto Precharge (READA)

READA commands can be issued by READ command with AP (A10) = H. Auto precharge is a feature which precharge the activated bank after the completion of burst read operation. The t_{RAS} is defined from between ACTIVE (ACT) command to the internal precharge which starts after BL/2 from READA command. READ with Auto precharge operation should not be interrupted by subsequent READ, READA, WRITE, WRITA commands. Next ACTIVE (ACT) command can be issued after BL/2 + t_{RP} after READA command.


6. WRITE (WRIT)

WRIT initiates burst write operation to an active row address. Address inputs of A[7:0] determine starting column address and AP(A10) determines whether Auto Precharge is used or not. DQS input must be provided in order to latch the input data. DQS must be brought to Low to satisfy the specified time duration of the Write Preamble Setup Time to CK (twpres). Input data window must be guaranteed with specified minimum setup and hold time against edge of DQS input (tds, tdh). The input data appearing on DQ is written into memory cell array subject to the DM input logic level appearing coincident with the input data. If a given signal on DM is registered Low, the corresponding data will be written into the cell array. And if a given signal on DM is registered High, the corresponding data will be masked and write will not be executed to that byte. After data input with respect to BL is completed, DQS must be kept low for the specified minimum value of Write Postamble Time (twpst).

Data Input Timing



Write Preamble and Postamble




7. WRITE with Auto Precharge (WRITA)

WRITA commands can be issued by WRIT command with AP (A10) = H. Auto precharge is a feature which precharge the activated bank after the completion of burst write operation. The t_{RAS} is defined from between ACTIVE (ACT) command to the internal precharge which starts after 1+ BL/2 + t_{WR} from WRITA command. WRIT with Auto precharge operation should not be interrupted by subsequent READ, READA, WRIT, WRITA commands. Next ACTIVE (ACT) command can be issued after 1+ BL/2 + t_{DAL} after WRITA command.


8. BURST TERMINATE (BST)

BST terminates the burst read or write operation. When a burst read is terminated by BST command, the data output will be in High-Z after CAS latency from the BST command. When a burst write is terminated by BST command, the data input after 1 clock from BST command will be masked.

Terminate read by BST @CL=3



Terminate write by BST



9. PRECHARGE SINGLE BANK (PRE)

PRECHARGE SINGLE BANK (PRE) command starts precharge operation for a bank selected by BA. A selected bank will be in IDLE state after specified time duration of transfer precharged. If AP(A10) = L, a bank to be selected by BA is precharged.

10. PRECHARGE ALL BANK (PALL)

PRECHARGE ALL BANKS (PALL) command starts precharge operation for all banks. All banks will be in IDLE state after specified time duration of tree from PALL command. A10 determines whether one or all banks are precharged. If AP(A10) = H, all banks are precharged and BA input is a "don't care".

11. AUTO REFRESH (REF)

AUTO REFRESH (REF) command starts internal refresh operation which uses the internal refresh address counter. All banks must be precharged prior to the Auto-refresh command. Data retention capability depends on the Junction Temperature (Tj). Total 8,192 AUTO REFRESH (REF) commands must be asserted within the following refresh period of tree.

Tj Max (°C)	tref (ms)
+ 105	64
+ 125	16.7

12. SELF-REFRESH ENTRY (SELF)

SELF REFRESH ENTRY (SELF) commands can be issued by AUTO REFRESH (REF) command in conjunction with CKE = Low after last read data has been appeared on DQ. During Self Refresh mode, stored data can be retained without external clocking and all inputs except for CKE will be "don't care". Self refresh mode can be used when Tj is less than +85°C. Auto Refresh must be issued to retain data when Tj is greater than +85°C.

13. SELF-REFRESH EXIT (SELFX)

To exit self-refresh mode, apply minimum tis after CKE brought High, and then the NO OPERATION command (NOP) or the DESELECT command (DESL) should be asserted within one treft period. CKE should be held High within one treft period after tis. Refer to the "(15) Self Refresh Entry and Exit" in "TIMING DIAGRAMS" for the detail. It is recommended to assert an Auto-refresh command just after the treft period to avoid the violation of refresh period.

14. MODE REGISTER SET (MRS)

MODE REGISTER SET (MRS) commands to program the mode registers. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command. MRS command should only be issued on conditions that all DQs are in High-Z and all banks are in IDLE state. The contents of the mode registers is undefined after the power-up and Deep Power Down Exit. Therefore MRS must be issued to set each content of mode registers after initialization. Refer to the "Power Up Initialization" in "■FUNCTIONAL DESCRIPTION".

15. POWER DOWN ENTRY (PD)

POWER DOWN ENTRY (PD) commands to drive the device in Power Down mode and maintains low power state as long as CKE is kept Low. During Power Down state, all inputs signals are "don't care" except for CKE. Power Down mode must be entered on condition that all DQs are in High-Z.

16. POWER DOWN EXIT (PDX)

POWER DOWN EXIT (PDX) commands to resume the device from Power Down mode. Any commands can be detected 1 clock after PDX commands.

17. DEEP POWER DOWN ENTRY (DPD)

DEEP POWER DOWN ENTRY (DPD) commands to drive the device in Deep Power Down mode which is the lowest power consumption but all stored data and the contents of mode registers will be lost. During Deep Power Down state, all inputs signals except for CKE are "don't care" and all DQs and DQS will be in High-Z. Deep Power Down mode must be entered on conditions that all DQs are in High-Z and all banks are in IDLE state.

18. DEEP POWER DOWN EXIT (DPDX)

DEEP POWER DOWN EXIT (DPDX) commands to resume the device from Deep Power Down mode. Power up initialization procedure must be performed after DPDX commands. Refer to the "Power Up Initialization" in "■ FUNCTIONAL DESCRIPTION".

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Supply Voltage *	VDD, VDDQ	-0.5 to +2.3	V
Input / Output Voltage *	VIN, VOUT	-0.5 to +2.3	V
Short Circuit Output Current	Іоит	±50	mA
Power Dissipation	Po	1.0	W
Storage Temperature	Тѕтс	-55 to +125	°C

^{*:} All voltages are referenced to Vss.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
0 1 1/ 1/ 1/ 1/ 1/ 1/-	VDD, VDDQ	1.7	1.8	1.9	V
Supply Voltage ^{*1}	Vss, Vssq	0	0	0	V
DC Input High Voltage*2	VIH (DC)	$V_{\text{DDQ}} \times 0.7$	_	V _{DDQ} + 0.3	V
AC Input High Voltage*2	VIH (AC)	$V_{DDQ} \times 0.8$	_	V _{DDQ} + 0.3	V
DC Input Low Voltage*3	VIL (DC)	-0.3	_	$V_{\text{DDQ}} imes 0.3$	V
AC Input Low Voltage*3	VIL (AC)	-0.3	_	$V_{DDQ} \times 0.2$	V
Junction Temperature	Tj	-10	_	+125	°C

^{*1:} V_{DDQ} must be less than or equal to V_{DD}.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented

on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

■ CAPACITANCE

 $(T_a = + 25 \, {}^{\circ}C. f = 1 \, MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input Capacitance, Except for DM	C _{IN1}	1	_	2.5	pF
Input Capacitance for DM	C _{IN2}	2	_	4	pF
I/O Capacitance	C _{I/O}	2	_	4	pF

^{*2:} Maximum DC voltage on input or I/O pins is VDDQ + 0.3 V. During voltage transitions, inputs may positive overshoot to V_{DDQ} + 1.0V for periods of up to 3 ns.

^{*3:} Minimum DC voltage on input or I/O pins is -0.3 V. During voltage transitions, inputs may negative overshoot to V_{SSQ} - 1.0V for periods of up to 3 ns.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(Under recommended operating conditions unless otherwise noted)

Devementer	Crombal	(Under recommended ope	Value	Unit		
Parameter	Symbol	Condition		Min.	Max.	Unit
Output High Voltage	V _{OH(DC)}	Iон = -0.1 mA		V _{DDQ} - 0.2		V
Output Low Voltage	V _{OL(DC)}	loL = 0.1 mA			0.2	٧
Input Leakage Current	lu	$0 \text{ V} \le \text{ V}_{\text{IN}} \le \text{ V}_{\text{DDQ}},$ All other pins not under test = 0 V		- 5	5	μА
Output Leakage Current	Ісо	$0 \text{ V} \le V_{IN} \le V_{DDQ}$, Data out disabled		- 5	5	μА
Operating One Bank Active-Precharge	IDDO	trc = trc min, tcк = tcк min, CKE = V _{IH} , CS = V _{IH}	Tj ≤ + 105 °C	_	65	mA
Current	1550	addresses inputs are SWITCHING; data bus inputs are STABLE	Tj ≤ + 125 °C	_	75	1117
lpp2P		All banks idle, CKE = V _I L, CS = V _I H, tck = tck min, address and control inputs are	Tj ≤ + 105 °C	_	6	mA.
Precharge Standby	IBB2	SWITCHING;	Tj ≤ + 125 °C	_	9	
Current	I _{DD2N}	All banks idle, CKE = V _{IH} , CS = V _{IH} , tck = tck min, address and control inputs are	Tj ≤ + 105 °C	_	15	mA
	IDDZN	SWITCHING; data bus inputs are STABLE	Tj ≤ + 125 °C	_	20	1117
Operating Burst Read Current	I _{DD4R}	One bank active, BL = 4, tcκ = tcκ min, Output pin open, Gapless data, address inputs are SWITCHING; 50% data change each burst transfer		_	300	mA
Operating Burst Write Current	IDD4W	One bank active, BL = 4, tck = tck min, Gapless data, address inputs are SWITCHING; 50% data change each burst transfer		_	380	mA
Auto Refresh Current	I _{DD5}	trc = trfc min, tcк = tcк min, CKE = V _{IH} address and control inputs are SWITC data bus inputs are STABLE			120	mA

(Continued)

Parameter S	Symbol	Condition	Val	Unit		
Parameter Symbol		Condition	Min.	Max.	Oilit	
Self Refresh Current	I _{DD6}	CKE = V _{IL} , \overline{CS} = V _{IL} , address and control inputs are STABLE; data bus inputs are STABLE	_	6	mA	
Deep Power Down Current	I _{DD8}	address and control inputs are STABLE; data bus inputs are STABLE	_	300	μА	

Notes: • All voltages are referenced to Vss.

- After power on, initialization following power-up timing is required. DC characteristics are guaranteed after the initialization.
- IDD depends on the output termination or load condition, clock cycle rate, signal clocking rate. The specified values are obtained with the output open condition.

2. AC Characteristics

(Under recommended operating conditions unless otherwise noted)*1, *2

Parameter			·	ng conditions of Va	lue	
			Symbol	Min.	Max.	Unit
DQ Output Access Time from CK/CK (tck = tck min)*3, *4, *7			t AC	2	6	ns
DQS Output Access Time from C	CK/CK *3,	*4	t DQSCK	2	6	ns
Clock High Level Width *3			tсн	2	_	ns
Clock Low Level Width *3			t cL	2	_	ns
Delay between CK and CK *4			t DC	0.45	0.55	t cĸ
	CL = 2			15		
Ola ali Ovala Tima	CL = 3			7.4		
Clock Cycle Time	OL 4	Tj ≤ + 105 °C	t cĸ	4.6	_	ns
	CL = 4	Tj ≤ + 125 °C		5		
DO and DM lanut Catus Time *3	•	Tj ≤ + 105 °C		0.4		
DQ and DM Input Setup Time *3		Tj ≤ + 125 °C	t DS	0.5	_	ns
DO and DM languit Hold Time *3		Tj ≤ + 105 °C	4	0.4		
DQ and DM Input Hold Time *3		Tj ≤ + 125 °C	t DH	0.5	_	ns
DQ and DM Input Pulse Width			t DIPW	0.35	_	t cĸ
Address and Control Input Setup	Time *3		tıs	0.9		ns
Address and Control Input Hold	Time *3		tıн	0.9	_	ns
Address and Control Input Pulse	Width		t IPW	0.6	_	t cĸ
DQ Low-Z Time from CK/CK *3, *	5		t LZ	0	_	ns
DQ High-Z Time from CK/CK *3, *	5, *6		t HZ	_	6	ns
DQS to DQ Skew *4			t DQSQ	_	0.4	ns
DQ Output Hold Time from DQS	*3, *4		t qн	toc - 0.5	_	ns
WRIT Command to 1st DQS Late	ching Tra	nsition	t DQSS	0.75	1.25	t cĸ
DQS Input High Level Width			t DQSH	0.35	_	t cĸ
DQS Input Low Level Width			t DQSL	0.35	_	t cĸ
DQS Falling Edge to CK Setup T	ime		toss	0.2	_	t cĸ
DQS Falling Edge Hold Time from	n CK		t DSH	0.2		t cĸ
MRS Command Period			t mrd	2		t cĸ
Write Preamble Setup Time			twpres	0	_	ns
Write Preamble Time			twpre	0.25	_	t cĸ
Write Postamble Time			twpst	0.4	0.6	t cĸ
Read Preamble Time		CL = 2	+	0.5	1.1	4
Neau Fleamble Time		CL = 3, 4	t rpre	0.9	1.1	- t ск
Read Postamble Time			t RPST	0.4	0.6	t cĸ


(Continued)

(Under recommended operating conditions unless otherwise noted)*1,*2

Parameter		Symbol	Value		Unit
		Symbol	Min.	Max.	Onit
ACT to PRE, PALL Command Period *7		t RAS	37	8000	ns
ACT to ACT Command Period (Same Bank	() * ⁷	t RC	59.2	_	ns
REF to ACT, REF Command Period		trefc	100	_	ns
ACT to READ or WRIT Command Period		t RCD	20	_	ns
Precharge Period *7		t RP	18	_	ns
ACT to ACT Command Period (Other Bank)	t rrd	9.2	_	ns
Write Recovery Time		t wr	12	_	ns
	CL = 2	t dal	1 CLK + t _{RP}	_	
Data Input to ACT, REF Command Period	CL = 3		2 CLK + trp		ns
	CL = 4		3 CLK + trp		
Internal Write to READ Command Period		t wtr	9.2	_	ns
Average Refrech Period *8	Tj ≤ + 105°C		_	7.8	μs
Average Refresh Period *8	Tj ≤ + 125°C	t refi		2.0	
Average Periodic Petroch Interval	Tj ≤ + 105°C	tref	_	64	- ms
Average Periodic Refresh Interval	Tj ≤ + 125°C			16.7	
Transition Time *9		tτ	_	1	ns


- * 1: AC characteristics are measured after the Power up initialization procedure.
- * 2: V_{DD} × 0.5 is the reference level for 1.8 V I/O for measuring timing of input/output signals.
- * 3: If input signal transition time (t_T) is longer than 1 ns; $[(t_T/2) 0.5]$ ns should be added to t_{AC} (Max), t_{DQSCK} (Max) and t_{HZ} (max) spec values, $[(t_T/2) 0.5]$ ns should be subtracted from t_{LZ} (Min) and t_{QH} (Min) spec values, and (t_T 1.0) ns should be added to t_{CH} (Min), t_{CL} (Min), t_{IH} (Min), t_{IH} (Min), t_{DS} (Min) and t_{DH} (Min) spec values.
- * 4: The data valid window is defined as toh tross. The data valid window depends on the which is defined between rising edge of CK and rising edge of CK. The data valid window is guaranteed when the is satisfied.
- * 5: tac, tbqsck, tlz and thz, are measured under output load circuit shown in " 3. Measurement Condition of AC Characteristics" in " ELECRTRICAL CHARACTERISTICS" and Driver Strength (DS) = Normal, Pre Driver Strength (PDS) = Fast are assumed.
- * 6: Specified where output buffer is no longer driven.
- * 7: The sum of actual clock count of tras and trap must be equal or greater than specified minimum trac.
- * 8: This value is for reference only.
- * 9: Transition times are measured between VIH (AC) min and VIL (AC) max.

3. Measurement Condition of AC Characteristics




■ TIMING DIAGRAMS

1. Read* (Assuming CL = 4, BL = 8)



^{*:} RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge







^{*1:} RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge


34

^{*2:} Previous burst read can be interrupted by subsequent burst read.





- *1: RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge
- *2: Burst read operation can be terminated by PRE command. All DQ pins become High-Z after CL from PRE command.




*1: RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

^{*2:} Internal precharge operation starts after BL/2 from READA command. tras must be satisfied.


^{*3:} Next ACT command can be issued after BL/2 + trp from READA command. trc must be satisfied.







- *1: RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge
- *2: Burst write operation should not be terminated by PRE command. PRE can be issued after 1 + BL/2 + twn from WRIT command.

MB81EDS516445






- *1: RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge
- *2: Previous burst write can be interrupted by subsequent burst write.



*1 : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

^{*2 :} Next ACT command can be issued after 1 + BL/2 + tDAL (Min) from WRITA command. tRC must be satisfied.






*1 : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

^{*2 :} WRIT command can be issued after CL + BL/2 after READ command.

41






^{*1 :} RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

^{*2 :} WRIT command can be issued after CL from burst read termination by BST command.






^{*1 :} RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

^{*2 :} READ command can be issued after 1 + BL/2 + twtr from WRIT command.






^{*1 :} RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge


^{*2 :} The data input after 1 clock from BST command will be masked.


^{*3 :} READ command can be issued after 1 + twtr from burst write termination by BST command.



*1 : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

^{*2 :} DM must be High during twrR from last pair of input data.






*1 : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

^{*2:} When DM is registered High, the corresponding data will be masked.


MB81EDS516445

14. Auto Refresh *1



- *1 : RA = Row Address, BA = Bank Address, AP = Auto Precharge
- *2 : All banks must be precharged prior to the AUTO REFRESH command (REF).
- *3: Either NOP or DESL command should be asserted during treec period.
- *4 : ACT or MRS or REF command should be asserted after treet from REF command.


15. Self Refresh Entry and Exit *1



- *1 : RA = Row Address, BA = Bank Address, AP = Auto Precharge
- *2 : All banks must be precharged prior to SELF REFRESH ENTRY (SELF) command.
- *3: SELF REFRESH EXIT (SELFX) command can be latched at the CK rising edge.
- *4 : Either NOP or DESL command can be used during treer period.
- *5 : CKE should be held High during treet period after SELFX command.


MB81EDS516445

16. Mode Register Set*1




- *1 : RA = Row Address, BA = Bank Address, AP = Auto Precharge
- *2: MODE REGISTER SET (MRS) command must be asserted after all banks have been precharged and all DQ are in High-Z.






- *1 : RA = Row Address, BA = Bank Address, AP = Auto Precharge
- *2 : PD command can be issued after all DQ are in High-Z.
- *3 : ACT command can be issued after 1 clock from POWER DOWN EXIT (PDX) command.





^{*:} DEEP POWER DOWN ENTRY (DPD) Command can be issued after all banks have been precharged and all DQ are in High-Z.

19. Deep Power Down Exit *1



^{*1:} RA = Row Address, BA = Bank Address, AP = Auto Precharge

^{*2:} Power up initialization procedure must be performed after DPDX command.

FUJITSU MICROELECTRONICS LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel: +86-21-6146-3688 Fax: +86-21-6335-1605

http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department