

# MEMORY Consumer FCRAM™

## CMOS

# 512M Bit (4 bank x 2M word x 64 bit)

## Consumer Applications Specific Memory for SiP

# MB81EDS516545

### ■ DESCRIPTION

The Fujitsu MB81EDS516545 is a CMOS Fast Cycle Random Access Memory (FCRAM\*) with Low Power Double Data Rate (LPDDR) SDRAM Interface containing 536, 870, 912 storages accessible in a 64-bit format. MB81EDS516545 is suited for consumer application requiring high data band width with low power consumption.

\* : FCRAM is a trademark of Fujitsu Microelectronics Limited, Japan

### ■ FEATURES

- 2 M word × 64 bit × 4 banks organization
- DDR Burst Read/Write Access Capability
  - t<sub>CK</sub> = 4.6 ns Min / 216 MHz Max (T<sub>j</sub> ≤ + 105 °C)
  - t<sub>CK</sub> = 5 ns Min / 200 MHz Max (T<sub>j</sub> ≤ + 125 °C)
- Low Voltage Power Supply: V<sub>DD</sub> = V<sub>DDQ</sub> + 1.7 V to + 1.9 V
- Junction Temperature: T<sub>J</sub> = - 10 °C to + 125 °C
- 1.8 V-CMOS compatible inputs
- Unidirectional READ Data Strobe per 2 byte
- Unidirectional WRITE Data Strobe per 2 byte
- Burst Length: 2, 4, 8, 16
- CAS latency: 2, 3, 4
- Clock Stop capability during idle periods
- Auto Precharge option for each burst access
- Configurable Driver Strength and Pre Driver Strength
- Auto Refresh and Self Refresh Modes
- Deep Power Down Mode
- Low Power Consumption
  - I<sub>DD4R</sub> = 330 mA Max @ 3.46 GByte/s
  - I<sub>DD4W</sub> = 380 mA Max @ 3.46 GByte/s
- 8 K refresh cycles /16.7 ms (T<sub>j</sub> ≤ +125 °C)

(Continued)

*(Continued)*

- Optional commands and features
  - Multi Bank Active (MACT)
  - Multi Bank Precharge (MPRE)
  - Background Refresh (BREF)
  - Additional RDQS Toggle (ART)

## ■ PIN DESCRIPTIONS

Symbol	Type	Function	
CK, $\overline{CK}$	Input	Clock	
CKE	Input	Clock Enable	
$\overline{CS}$	Input	Chip Select	
$\overline{RAS}$	Input	Row Address Strobe	
$\overline{CAS}$	Input	Column Address Strobe	
$\overline{WE}$	Input	Write Enable	
BA[1:0]	Input	Bank Address Inputs	
A[12:0]	Input	Address Inputs	Row A0 to A12
			Column A0 to A7
AP(A10)	Input	Auto Precharge Enable	
DM[7:0] *1	Input	Input Data Mask Enable	
DQ[63:0] *1, *2	I/O	Data Bus Input / Output	
RDQS[3:0] *2	Output	Read Data Strobe	
WDQS[3:0] *2	Input	Write Data Strobe	
SA *3	Input	Select Area Enable	
V <sub>DDQ</sub> , V <sub>DD</sub>	Supply	Power Supply	
V <sub>SSQ</sub> , V <sub>SS</sub>	Supply	Ground	


\*1 : DM0, DM1, DM2, DM3, DM4, DM5, DM6 and DM7 correspond to DQ[7:0], DQ[15:8], DQ[23:16], DQ[31:24], DQ[39:32], DQ[47:40], DQ[55:48] and DQ[63:56].

\*2 : Unidirectional data strobe per 2 byte. RDQS0/WDQS0, RDQS1/WDQS1, RDQS2/WDQS2 and RDQS3/WDQS3 correspond to DQ[15:0], DQ[31:16], DQ[47:32] and DQ[63:48].

\*3 : SA can be tied to V<sub>SS</sub> if the optional commands, MULTI BANK ACTIVE (MACT), MULTI BANK PRECHARGE (MPRE) and BACKGROUND REFRESH (BREF), are not required.


## 1. Clock Inputs (CK and $\overline{CK}$ )

CK and  $\overline{CK}$  are differential clock inputs. All address and control input signals are sampled on the rising edge of CK. And the rising edge of CK and the rising edge of  $\overline{CK}$  increment device internal address counter and drive even and odd data input/out respectively.



## 2. Clock Enable (CKE)

CKE is a high active clock enable signal. When CKE = Low is latched at the rising edge of CK, the next CK rising edge will be invalid. CKE controls power down mode and self refresh mode.



## 3. Chip Select ( $\overline{CS}$ )

$\overline{CS}$  enables all commands inputs,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$ , and address inputs.  $\overline{CS}$  = High disable command input but internal operation such as burst cycle will not be suspended.

## 4. Command Inputs ( $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ )

The combination of  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  input in conjunction with  $\overline{CS}$  at a rising edge of the CK define the command for device operation. Refer to the "COMMAND TRUTH TABLE".


## 5. Bank Address Inputs (BA0, BA1)

BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or PRECHARGE command is being applied.

## 6. Address Inputs (A0 to A12)

Address input selects an arbitrary location of a total of 2,097,152 words of each memory cell matrix. Total 21 address input signals are required to decode such a matrix. Row Address (RA) is input from A0 to A12 and Column Address (CA) is input from A0 to A7. Row addresses are latched with ACTIVE (ACT or MACT) commands, and Column addresses and Auto Precharge (AP) bit are latched with Read (READ or READA) or Write command (WRIT or WRITA).

### • Command and address inputs setup and hold time



## 7. Input Data Mask (DM0 to DM7)

DM is an input mask signal for write data. Input data is masked when DM is sampled High on the both edges of WDQS along with input data. DM0, DM1, DM2, DM3, DM4, DM5, DM6 and DM7 correspond to DQ[7:0], DQ[15:8], DQ[23:16], DQ[31:24], DQ[39:32], DQ[47:40], DQ[55:48] and DQ[63:56] respectively. Refer to the “DQ/RDQS/WDQS/DM Correspondence Table”.

## 8. Data Bus Input / Output (DQ0 to DQ63)

DQ is data bus input / output signal.

## 9. Read Data Strobe (RDQS0 to RDQS3)

RDQS is output signal transmitted by memory during read operation. RDQS is edge aligned with output data. RDQS0, RDQS1, RDQS2 and RDQS3 correspond to DQ[15:0], DQ[31:16], DQ[47:32] and DQ[63:48] respectively. Refer to the “DQ/RDQS/WDQS/DM Correspondence Table”.

After stable power supply, RDQS outputs Low.

## 10. Write Data Strobe (WDQS0 to WDQS3)

WDQS is input signal transmitted by the memory controller during write operation. WDQS is center aligned with input data. WDQS0, WDQS1, WDQS2 and WDQS3 correspond to DQ[15:0], DQ[31:16], DQ[47:32] and DQ[63:48] respectively. Refer to the “DQ/RDQS/WDQS/DM Correspondence Table”.


### • DQ/RDQS/WDQS/DM Correspondence Table

DQ	RDQS	WDQS	DM
DQ[7:0]	RDQS0	WDQS0	DM0
DQ[15:8]			DM1
DQ[23:16]	RDQS1	WDQS1	DM2
DQ[31:24]			DM3
DQ[39:32]	RDQS2	WDQS2	DM4
DQ[47:40]			DM5
DQ[55:48]	RDQS3	WDQS3	DM6
DQ[63:56]			DM7

## 11. Select Area Enable (SA)

SA is used to support optional commands of MACT, MPRE and BREF. Refer to the “■COMMAND TRUTH TABLE”. SA can be tied to V<sub>SS</sub> if optional commands are not required.

■ BLOCK DIAGRAM







## ■ FUNCTIONAL DESCRIPTION

### 1. Power Up Initialization

This device internal condition after power-up will be undefined. The following Power up initialization sequence must be performed to start proper device operation.

1. Apply power ( $V_{DD}$  should be applied before or in parallel with  $V_{DDQ}$ ) and start clock. Attempt to maintain either NOP or DESL command at the input.
2. Maintain stable power, stable clock, and NOP or DESL condition for a minimum of 300  $\mu$ s.
3. Precharge all banks by PRECHARGE (PRE) or PRECHARGE ALL (PALL) command.
4. Assert minimum of 2 AUTO REFRESH (REF) commands.
5. Program the Mode Register by MODE REGISTER SET (MRS) command.
6. Program the Extended Mode Register (1) by MODE REGISTER SET (MRS) command.
7. Program the Extended Mode Register (2) by MODE REGISTER SET (MRS) command.

In addition, CKE must be High to ensure that output is High-Z state. The Mode Register and Extended Mode Register (1) and Extended Mode Register (2) can be set before 2 Auto-refresh commands (REF).

### 2. Mode Register

The Mode Register is used to configure the type of device function among optional features. This device has 3 Mode Registers, Mode Register, Extended Mode Register (1) and Extended Mode Register (2). Mode Registers can be programmed by MODE REGISTER SET (MRS) command. Refer to the "Mode Register Table" in "■FUNCTIONAL DESCRIPTION".

## Mode Register Table

### Mode Register

BA <sub>1</sub>	BA <sub>0</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	ADDRESS
0	0	0	0	0	0	0	0	CL			0	BL			Mode Register

A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Burst Length
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

### Extended Mode Register (1)

BA <sub>1</sub>	BA <sub>0</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	ADDRESS
0	1	0	0	0	0	0	0	PDS	DS	0	0	0	0	0	Extended Mode Register (1)

A <sub>6</sub>	Pre Driver Strength	A <sub>5</sub>	Driver Strength
0	Fast	0	Normal
1	Slow	1	Weak

### Extended Mode Register (2)

BA <sub>1</sub>	BA <sub>0</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	ADDRESS
1	0	0	0	0	0	0	0	0	0	0	0	ART		Extended Mode Register (2)	

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Additional RDQS Toggle
0	0	0	0 Clock
0	0	1	1 Clock
0	1	0	2 Clock
0	1	1	3 Clock

### 3. Burst Length (BL)

Burst Length (BL) is the number of word to be read or write as the result of a single READ or WRITE command. It can be set on 2, 4, 8, 16 words boundary through Mode Register. The burst type is sequential that is incremental decoding scheme within a boundary address to be determined by burst length. Device internal address counter assigns +1 to the previous address until reaching the end of boundary address and then wrap round to least significant address (= 0).

Burst Length	Starting Column Address				Burst Address Sequence (Hexadecimal)
	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
2	X	X	X	0	0 - 1
	X	X	X	1	1 - 0
4	X	X	0	0	0 - 1 - 2 - 3
	X	X	0	1	1 - 2 - 3 - 0
	X	X	1	0	2 - 3 - 0 - 1
	X	X	1	1	3 - 0 - 1 - 2
8	X	0	0	0	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7
	X	0	0	1	1 - 2 - 3 - 4 - 5 - 6 - 7 - 0
	X	0	1	0	2 - 3 - 4 - 5 - 6 - 7 - 0 - 1
	X	0	1	1	3 - 4 - 5 - 6 - 7 - 0 - 1 - 2
	X	1	0	0	4 - 5 - 6 - 7 - 0 - 1 - 2 - 3
	X	1	0	1	5 - 6 - 7 - 0 - 1 - 2 - 3 - 4
	X	1	1	0	6 - 7 - 0 - 1 - 2 - 3 - 4 - 5
16	X	1	1	1	7 - 0 - 1 - 2 - 3 - 4 - 5 - 6
	0	0	0	0	0-1-2-3-4-5-6-7-8-9-A-B-C-D-E-F
	0	0	0	1	1-2-3-4-5-6-7-8-9-A-B-C-D-E-F-0
	0	0	1	0	2-3-4-5-6-7-8-9-A-B-C-D-E-F-0-1
	0	0	1	1	3-4-5-6-7-8-9-A-B-C-D-E-F-0-1-2
	0	1	0	0	4-5-6-7-8-9-A-B-C-D-E-F-0-1-2-3
	0	1	0	1	5-6-7-8-9-A-B-C-D-E-F-0-1-2-3-4
	0	1	1	0	6-7-8-9-A-B-C-D-E-F-0-1-2-3-4-5
	0	1	1	1	7-8-9-A-B-C-D-E-F-0-1-2-3-4-5-6
	1	0	0	0	8-9-A-B-C-D-E-F-0-1-2-3-4-5-6-7
	1	0	0	1	9-A-B-C-D-E-F-0-1-2-3-4-5-6-7-8
	1	0	1	0	A-B-C-D-E-F-0-1-2-3-4-5-6-7-8-9
	1	0	1	1	B-C-D-E-F-0-1-2-3-4-5-6-7-8-9-A
	1	1	0	0	C-D-E-F-0-1-2-3-4-5-6-7-8-9-A-B
1	1	0	1	D-E-F-0-1-2-3-4-5-6-7-8-9-A-B-C	
1	1	1	0	E-F-0-1-2-3-4-5-6-7-8-9-A-B-C-D	
1	1	1	1	F-0-1-2-3-4-5-6-7-8-9-A-B-C-D-E	

## 4. CAS Latency (CL)

CAS Latency (CL) is the delay between READ command being registered and first read data becoming available during read operation. First read data will be valid after  $(CL-1) \times t_{CK} + t_{AC}$  from the CK rising edge where Read command being latched.

## 5. Driver Strength (DS)

Driver Strength (DS) is to adjust the driver strength of data output.


## 6. Pre Driver Strength (PDS)

Pre Driver Strength (PDS) is to adjust the transition time of the data output without changing the output driver impedance.

## 7. Additional RDQS Toggle (ART)

Additional RDQS Toggle (ART) is to set RDQS toggle count after the last pair of data output. Total RDQS toggle count is  $BL/2 + ART$ .

**RDQS Timing with Additional RDQS Toggle (ART) function @BL=4**



## ■ COMMAND TRUTH TABLE

### 1) Basic Command Truth Table

Command	Symbol	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	BA	A10 (AP)	A[9:0], A11, A12	SA
DESELECT *1	DESL	H	X	X	X	X	X	X	L
NO OPERATION *1	NOP	L	H	H	H	X	X	X	
BURST TERMINATE *2, *3	BST	L	H	H	L	X	X	X	
READ *3, *4	READ	L	H	L	H	V	L	CA	
READ with Auto-precharge *3, *4	READA	L	H	L	H	V	H	CA	
WRITE *3, *4	WRIT	L	H	L	L	V	L	CA	
WRITE with Auto-precharge *3, *4	WRITA	L	H	L	L	V	H	CA	
BANK ACTIVE *4, *5	ACT	L	L	H	H	V	RA		
MULTI BANK ACTIVE *4, *5, *6	MACT	L	L	H	H	V	RA		H
PRECHARGE SINGLE BANK *5, *7	PRE	L	L	H	L	V	L	X	L
PRECHARGE ALL BANKS *5, *7	PALL	L	L	H	L	X	H	X	
MULTI BANK PRECHARGE *5, *6, *7	MPRE	L	L	H	L	V	L	X	H
AUTO REFRESH *7	REF	L	L	L	H	X	X	X	L
BACKGROUND REFRESH ENTRY *6	BREF	L	L	L	H	V	L	V	H
BACKGROUND REFRESH EXIT *6	BREFX	L	L	L	H	X	H	X	
MODE REGISTER SET *8	MRS	L	L	L	L	V	V	V	L

Note: V = Valid, L =  $V_{IL}$ , H =  $V_{IH}$ , X can be either  $V_{IL}$  or  $V_{IH}$ , RA = Row Address, CA = Column Address  
 All commands are assumed to be valid state transitions and latched on the rising edge of CK. CKE assume to be kept High.

- \*1: NOP and DESL commands have the same functionality. Unless specifically noted, NOP will represent both NOP and DESL command in later description.
- \*2: When the current state is IDLE and CKE=L, BST command will represent DPD command. Refer to the “■CKE COMMAND TRUTH TABLE”.
- \*3: BST command can be applied to READ or WRIT. READA and WRITA must not be terminated by BST command.
- \*4: READ, READA, WRIT and WRITA commands can be issued after the corresponding bank has been activated by ACT or MACT commands. Refer to the “■SIMPLIFIED STATE DIAGRAM”.
- \*5: ACT and MACT command can be issued after corresponding bank has been precharged by PRE or PALL or MPRE command. Refer to the “■SIMPLIFIED STATE DIAGRAM”.
- \*6: SA must be High to issue optional commands of MACT, MPRE, BREF and BREFX.
- \*7: REF command can be issued after all banks have been precharged by PRE or PALL or MPRE command. Refer to the “■SIMPLIFIED STATE DIAGRAM”.
- \*8: MRS command can be issued after all banks have been precharged and all DQ are in High-Z. Mode Register, Extended Mode Register (1) and Extended Mode Register (2) is selected through BA input. Mode Register, Extended Mode Register (1) and Extended Mode Register (2) must be set by MRS command after power up.

# MB81EDS516545

## 2) CKE Command Truth Table

Command	Symbol	CKE		$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	BA	A [12:0]	SA
		n-1	n							
SELF REFRESH ENTRY *1	SELF	H	L	L	L	L	H	X	X	L
SELF REFRESH EXIT *2	SELFX	L	H	L	H	H	H	X	X	
				H	X	X	X	X	X	
POWER DOWN ENTRY *1	PD	H	L	L	H	H	H	X	X	
				H	X	X	X	X	X	
POWER DOWN EXIT	PDX	L	H	L	H	H	H	X	X	
				H	X	X	X	X	X	
DEEP POWER DOWN ENTRY *1	DPD	H	L	L	H	H	L	X	X	
DEEP POWER DOWN EXIT	DPDX	L	H	L	H	H	H	X	X	
				H	X	X	X	X	X	

Note: V = Valid, L = V<sub>IL</sub>, H = V<sub>IH</sub>, X can be either V<sub>IL</sub> or V<sub>IH</sub>

\*1: SELF and DPD commands can be issued after all banks have been precharged and all DQ are in High-Z.

\*2: CKE should be held high more than t<sub>REFC</sub> period after SELFX.

### 3) Single Bank Operation

Current State	CS	RAS	CAS	WE	Address	Command	Function
IDLE	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	
	L	H	H	L	X	BST	
	L	H	L	H	BA, CA, AP	READ/READA	Illegal *1
	L	H	L	L	BA, CA, AP	WRIT/WRITA	
	L	L	H	H	BA, RA	ACT/MACT	Bank Active
	L	L	H	L	BA, AP	PRE/PALL/ MPRE	NOP *2
	L	L	L	H	X	REF/BREF	Auto Refresh or Background Refresh *3
	L	L	L	L	MODE	MRS	Mode Register Set *3, *4
BANK ACTIVE	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	
	L	H	H	L	X	BST	
	L	H	L	H	BA, CA, AP	READ/READA	Start Read; Determine AP
	L	H	L	L	BA, CA, AP	WRIT/WRITA	Start Write; Determine AP
	L	L	H	H	BA, RA	ACT/MACT	Illegal *1
	L	L	H	L	BA, AP	PRE/PALL/ MPRE	Precharge; Determine Precharge Type
	L	L	L	H	X	REF/BREF	Illegal
	L	L	L	L	MODE	MRS	

(Continued)

# MB81EDS516545

Current State	CS	RAS	CAS	WE	Address	Command	Function
READ	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	
	L	H	H	L	X	BST	Burst Terminate → BANK ACTIVE
	L	H	L	H	BA, CA, AP	READ/READA	Interrupt burst read by new burst read; Determine AP
	L	H	L	L	BA, CA, AP	WRIT/WRITA	Illegal
	L	L	H	H	BA, RA	ACT/MACT	Illegal *1
	L	L	H	L	BA, AP	PRE/PALL/ MPRE	Terminate burst read by precharge → IDLE
	L	L	L	H	X	REF/BREF	Illegal
	L	L	L	L	MODE	MRS	
WRITE	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	
	L	H	H	L	X	BST	Burst terminate → BANK ACTIVE
	L	H	L	H	BA, CA, AP	READ/READA	Interrupt burst write by new burst read; Determine AP *5
	L	H	L	L	BA, CA, AP	WRIT/WRITA	Interrupt burst write by new burst write; Determine AP
	L	L	H	H	BA, RA	ACT/MACT	Illegal *1
	L	L	H	L	BA, AP	PRE/PALL/ MPRE	
	L	L	L	H	X	REF/BREF	Illegal
	L	L	L	L	MODE	MRS	

(Continued)



Current State	CS	RAS	CAS	WE	Address	Command	Function
READ WITH AUTO PRECHARGE	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	
	L	H	H	L	X	BST	Illegal
	L	H	L	H	BA, CA, AP	READ/READA	Illegal *1
	L	H	L	L	BA, CA, AP	WRIT/WRITA	
	L	L	H	H	BA, RA	ACT/MACT	
	L	L	H	L	BA, AP	PRE/PALL/ MPRE	
	L	L	L	H	X	REF/BREF	Illegal
	L	L	L	L	MODE	MRS	
WRITE WITH AUTO PRE- CHARGE	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	
	L	H	H	L	X	BST	Illegal
	L	H	L	H	BA, CA, AP	READ/READA	Illegal *1
	L	H	L	L	BA, CA, AP	WRIT/WRITA	
	L	L	H	H	BA, RA	ACT/MACT	
	L	L	H	L	BA, AP	PRE/PALL/ MPRE	
	L	L	L	H	X	REF/BREF	Illegal
	L	L	L	L	MODE	MRS	

*(Continued)*

# MB81EDS516545

Current State	CS	RAS	CAS	WE	Address	Command	Function
Write Recovering	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	
	L	H	H	L	X	BST	
	L	H	L	H	BA, CA, AP	READ/READA	Illegal
	L	H	L	L	BA, CA, AP	WRIT/WRITA	Start Write; Determine AP
	L	L	H	H	BA, RA	ACT/MACT	Illegal *1
	L	L	H	L	BA, AP	PRE/PALL/ MPRE	
	L	L	L	H	X	REF/BREF	Illegal
	L	L	L	L	MODE	MRS	
Precharging	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	
	L	H	H	L	X	BST	Illegal
	L	H	L	H	BA, CA, AP	READ/READA	Illegal *1
	L	H	L	L	BA, CA, AP	WRIT/WRITA	
	L	L	H	H	BA, RA	ACT/MACT	
	L	L	H	L	BA, AP	PRE/PALL/ MPRE	NOP *2
	L	L	L	H	X	REF/BREF	Illegal
	L	L	L	L	MODE	MRS	

(Continued)

(Continued)

Current State	CS	RAS	CAS	WE	Address	Command	Function
Bank Activating	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	
	L	H	H	L	X	BST	Illegal *2
	L	H	L	H	BA, CA, AP	READ/READA	
	L	H	L	L	BA, CA, AP	WRIT/WRITA	
	L	L	H	H	BA, RA	ACT/MACT	
	L	L	H	L	BA, AP	PRE/PALL/ MPRE	
	L	L	L	H	X	REF/SELF/BREF	Illegal
	L	L	L	L	MODE	MRS	
Refreshing/ Mode Register Setting	H	X	X	X	X	DESL	NOP
	L	H	H	H	X	NOP	
	L	H	H	L	X	BST	Illegal
	L	H	L	X	X	READ/READA/ WRIT/WRITA	
	L	L	X	X	X	ACT/MACT/PRE/ PALL/MPRE/ REF/SELF/ BREF/MRS	

RA = Row Address      BA = Bank Address  
CA = Column Address    AP = Auto Precharge

Note: Assuming CKE = H during the previous clock cycle and the current clock cycle. After illegal commands are asserted, following command and stored data should not be guaranteed.

\*1: Illegal to bank in the specified state. Command entry may be legal depending on the state of bank selected by BA.

\*2: NOP to bank in precharging or in idle state. Bank in active state may be precharged depending on BA.

\*3: Illegal if any bank is not idle.

\*4: MRS command should be issued on condition that all DQ are in High-Z.

\*5: Requires appropriate DM masking.

# MB81EDS516545

## ■ BANK OPERATION COMMAND TABLE

Minimum clock latency or delay time for single bank operation

		2nd Command (same bank)														
		MRS	ACT	READ	READA	WRIT	WRITA	BST	PRE	PALL	REF	SELF	MACT	MPRE	BREF	BREFX
1st Command	MRS	tMRD	tMRD	—	—	—	—	tMRD	tMRD	tMRD	tMRD	tMRD	tMRD	tMRD	tMRD	—
	ACT	—	—	tRCD	<sup>4</sup> tRCD	tRCD	<sup>5</sup> tRCD	—	tRAS	tRAS	—	—	—	tRAS	—	—
	READ	—	—	1	1	<sup>6</sup> BL/2 + CL	<sup>6</sup> BL/2 + CL	1	<sup>3</sup> 1	<sup>3</sup> 1	—	—	—	<sup>3</sup> 1	—	—
	READA	<sup>1,2</sup> BL/2 + tRP	BL/2 + tRP	—	—	—	—	BL/2 + tRP	BL/2 + tRP	BL/2 + tRP	<sup>1</sup> BL/2 + tRP	<sup>1,2</sup> BL/2 + tRP	BL/2 + tRP	BL/2 + tRP	BL/2 + tRP	—
	WRIT	—	—	<sup>6</sup> 2 + tWTR	<sup>6</sup> 2 + tWTR	1	1	1	<sup>3</sup> BL/2 + 1 + tWR	<sup>3</sup> BL/2 + 1 + tWR	—	—	—	<sup>3</sup> BL/2 + 1 + tWR	—	—
	WRITA	<sup>1,2</sup> BL/2 + 1 + tDAL	BL/2 + 1 + tDAL	—	—	—	—	BL/2 + 1 + tDAL	BL/2 + 1 + tDAL	BL/2 + 1 + tDAL	<sup>1</sup> BL/2 + 1 + tDAL	<sup>1,2</sup> BL/2 + 1 + tDAL	BL/2 + 1 + tDAL	BL/2 + 1 + tDAL	BL/2 + 1 + tDAL	—
	READ - BST	—	—	1	1	CL	CL	1	<sup>3</sup> 1	<sup>3</sup> 1	—	—	—	1	—	—
	WRIT - BST	—	—	1 + tWTR	1 + tWTR	1	1		<sup>3</sup> 1 + tWR	<sup>3</sup> 1 + tWR	—	—	—	1 + tWR	—	—
	PRE	<sup>1,2</sup> tRP	tRP	—	—	—	—	tRP	1	1	<sup>1</sup> tRP	<sup>1,2</sup> tRP	tRP	1	tRP	—
	PALL	<sup>2</sup> tRP	tRP	—	—	—	—	tRP	1	1	tRP	<sup>2</sup> tRP	tRP	1	tRP	—
	REF	tREFC	tREFC	—	—	—	—	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	—
	SELFX	tREFC	tREFC	—	—	—	—	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	—
	MACT	—	—	<sup>7</sup> tRCD	<sup>7</sup> tRCD	<sup>7</sup> tRCD	<sup>7</sup> tRCD	—	tRAS	1 + tRAS	—	—	—	1 + tRAS	—	—
	MPRE	<sup>1,2</sup> tRP	tRP	—	—	—	—	tRP	1	1	<sup>1</sup> tRP	<sup>1,2</sup> tRP	tRP	1	tRP	—
	BREF	RC x tREFC	RC x tREFC	—	—	—	—	—	RC x tREFC	RC x tREFC	RC x tREFC	RC x tREFC	RC x tREFC	RC x tREFC	RC x tREFC	<sup>8</sup> tREFC
	BREFX	tREFC	tREFC	—	—	—	—	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	—

“ - ” : illegal

\*1: Assume all banks are in IDLE state.

\*2: Assume output is in High-Z state.

\*3: Assume tRAS (Min.) is satisfied.

\*4: ACT to READA interval must be longer than tRAS - BL/2.

\*5: ACT to WRITA interval must be longer than tRAS - (1 + BL/2 + tWR).

\*6: Assume appropriate DM masking.

\*7: 1st read or write access must be allowed for appropriate bank specified in the ACT and MACT commands of “COMMAND TRUTH TABLE”.

\*8: BREFX command can be issued only when Background Refresh is in progress.

## Minimum clock latency or delay time for multi bank operation

		2nd Command (other bank)															
		MRS	ACT	READ	READA	WRIT	WRITA	BST	PRE	PALL	REF	SELF	MACT	MPRE	BREF	BREFX	
1st Command	MRS	tMRD	tMRD	—	—	—	—	tMRD	tMRD	tMRD	tMRD	tMRD	tMRD	tMRD	tMRD	—	
	ACT	—	tRRD	1	1	1	1	1	1	tRAS	—	—	tRRD	1	tRRD	<sup>7</sup> tRRD	
	READ	—	<sup>1,3</sup> 1	1	1	<sup>5</sup> BL/2 + CL	<sup>5</sup> BL/2 + CL	1	1	<sup>4</sup> 1	—	—	<sup>1,3</sup> 1	1	1	<sup>7</sup> 1	
	READA	<sup>1,2</sup> BL/2 + tRP	<sup>1,3</sup> 1	BL/2	BL/2	<sup>5</sup> BL/2 + CL	<sup>5</sup> BL/2 + CL	BL/2 + tRP	1	<sup>4</sup> BL/2 + tRP	<sup>1</sup> BL/2 + tRP	<sup>1</sup> BL/2 + tRP	<sup>1,3</sup> 1	1	1	<sup>7</sup> 1	
	WRIT	—	<sup>1,3</sup> 1	<sup>5</sup> 2 + tWTR	<sup>5</sup> 2 + tWTR	1	1	1	1	<sup>4</sup> BL/2 + tWR	—	—	<sup>1,3</sup> 1	1	1	<sup>7</sup> 1	
	WRITA	<sup>1</sup> BL/2 + 1 + tDAL	<sup>1,3</sup> 1	<sup>5</sup> BL/2 + 1 + tWTR	<sup>5</sup> BL/2 + 1 + tWTR	BL/2	BL/2	BL/2 + 1 + tDAL	1	<sup>4</sup> BL/2 + 1 + tDAL	<sup>1</sup> BL/2 + 1 + tDAL	<sup>1</sup> BL/2 + 1 + tDAL	<sup>1,3</sup> 1	1	1	<sup>7</sup> 1	
	READ - BST	—	<sup>1,3</sup> 1	1	1	CL	CL	1	1	<sup>4</sup> 1	—	—	<sup>1,3</sup> 1	1	1	<sup>7</sup> 1	
	WRIT - BST	—		1 + tWTR	1 + tWTR	1	1		1	<sup>4</sup> 1 + tWR	—	—					
	PRE	<sup>1,2</sup> tRP	<sup>1,3</sup> 1	1	1	1	1	1	1	1	<sup>1</sup> tRP	<sup>1,2</sup> tRP	<sup>1,3</sup> 1	1	1	<sup>7</sup> 1	
	PALL	<sup>1</sup> tRP	tRP	—	—	—	—	tRP	1	1	tRP	tRP	tRP	1	tRP	—	
	REF	tREFC	tREFC	—	—	—	—	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	—
	SELF	tREFC	tREFC	—	—	—	—	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	tREFC	—
	MACT	—	tRRD	<sup>6</sup> 1	<sup>6</sup> 1	<sup>6</sup> 1	<sup>6</sup> 1	1	1	1 + tRAS	—	—	tRRD	1	tRRD	<sup>7</sup> tRRD	
	MPRE	<sup>1,2</sup> tRP	<sup>1,3</sup> 1	1	1	1	1	1	1	1	<sup>1</sup> tRP	<sup>1,2</sup> tRP	<sup>1,3</sup> 1	1	1	<sup>7</sup> 1	
	BREF	RC x tREFC	tRRD	1	1	1	1	1	1	RC x tREFC	RC x tREFC	RC x tREFC	tRRD	1	RC x tREFC	<sup>7</sup> tREFC	
BREFX	tREFC	tRRD	1	1	1	1	1	1	tREFC	tREFC	tREFC	tRRD	1	tREFC	—		

“ - ” : illegal

\*1: Assume other bank is in IDLE state.

\*2: Assume output is in High-Z state.

\*3: Assume tRRD is satisfied.

\*4: Assume tRAS is satisfied.

\*5: Assume appropriate DM masking.

\*6: 1st read or write access must be allowed for appropriate bank specified in the ACT and MACT commands of “COMMAND TRUTH TABLE”.

\*7: BREFX command can be issued only when Background Refresh is in progress.

## ■ COMMAND DESCRIPTION

### 1. DESELECT (DESL)

When  $\overline{CS}$  is High at the CK rising edge, all input signals are neglected. Internal operation such as burst cycle is held.

### 2. NO OPERATION (NOP)


NOP disables address and data input and internal operation such as burst cycle is held.

### 3. BANK ACTIVE (ACT)

ACT activates the bank selected by BA and latch the row address through A0 to A12.

### 4. READ (READ)

READ initiates burst read operation to an activated row address. Address inputs of A[7:0] determine starting column address and A10 determines whether Auto Precharge is used or not. Initially RDQS output Low level then start toggling together with data output with respect to CL and BL. The read data output is edge-aligned with first rising edge of RDQS and successive read data output are edge-aligned to the successive edge of RDQS. The CK drives the rising edge of RDQS and Even data, and the  $\overline{CK}$  drives the falling edge of RDQS and Odd data.




5. READ with Auto Precharge (READA)

READA commands can be issued by READ command with AP (A10) = H. Auto precharge is a feature which precharge the activated bank after the completion of burst read operation. The  $t_{RAS}$  is defined from between ACTIVE (ACT) command to the internal precharge which starts after BL/2 from READA command. READ with Auto precharge operation should not be interrupted by subsequent READ, READA, WRITE, WRITEA commands. Next ACTIVE (ACT) command can be issued after BL/2 +  $t_{RP}$  after READA command.

## 6. WRITE (WRIT)

WRIT initiates burst write operation to an active row address. Address inputs of A[7:0] determine starting column address and AP(A10) determines whether Auto Precharge is used or not. WDQS input must be provided in order to latch the input data. WDQS must be brought to Low to satisfy the specified time duration of the Write Preamble Setup Time to CK ( $t_{WPRES}$ ). Input data window must be guaranteed with specified minimum setup and hold time against edge of WDQS input ( $t_{DS}$ ,  $t_{DH}$ ). The input data appearing on DQ is written into memory cell array subject to the DM input logic level appearing coincident with the input data. If a given signal on DM is registered Low, the corresponding data will be written into the cell array. And if a given signal on DM is registered High, the corresponding data will be masked and write will not be executed to that byte. After data input with respect to BL is completed, WDQS must be kept low for the specified minimum value of Write Postamble Time ( $t_{WPST}$ ).






7. WRITE with Auto Precharge (WRITA)

WRITA commands can be issued by WRIT command with AP (A10) = H. Auto precharge is a feature which precharge the activated bank after the completion of burst write operation. The  $t_{RAS}$  is defined from between ACTIVE (ACT) command to the internal precharge which starts after  $1 + BL/2 + t_{WR}$  from WRITA command. WRIT with Auto precharge operation should not be interrupted by subsequent READ, READA, WRIT, WRITA commands. Next ACTIVE (ACT) command can be issued after  $1 + BL/2 + t_{DAL}$  after WRITA command.


8. BURST TERMINATE (BST)

BST terminates the burst read or write operation. When a burst read is terminated by BST command, the data output will be in High-Z after CAS latency from the BST command. When a burst write is terminated by BST command, the data input after 1 clock from BST command will be masked.

Terminate read by BST @CL=3



Terminate write by BST



## 9. PRECHARGE SINGLE BANK (PRE)

PRECHARGE SINGLE BANK (PRE) command starts precharge operation for a bank selected by BA. A selected bank will be in IDLE state after specified time duration of  $t_{RP}$  from PRE command. A10 determines whether one or all banks are precharged. If AP(A10) = L, a bank to be selected by BA is precharged.

## 10. PRECHARGE ALL BANK (PALL)

PRECHARGE ALL BANKS (PALL) command starts precharge operation for all banks. All banks will be in IDLE state after specified time duration of  $t_{RP}$  from PALL command. A10 determines whether one or all banks are precharged. If AP(A10) = H, all banks are precharged and BA input is a “don't care”.

## 11. AUTO REFRESH (REF)

AUTO REFRESH (REF) command starts internal refresh operation which uses the internal refresh address counter. All banks must be precharged prior to the Auto-refresh command. Data retention capability depends on the Junction Temperature ( $T_j$ ). Total 8,192 AUTO REFRESH (REF) commands must be asserted within the following refresh period of  $t_{REF}$ .

$T_j$ Max ( °C)	$t_{REF}$ (ms)
+ 105	64
+ 125	16.7

## 12. SELF-REFRESH ENTRY (SELF)

SELF REFRESH ENTRY (SELF) commands can be issued by AUTO REFRESH (REF) command in conjunction with CKE = Low after last read data has been appeared on DQ. During Self Refresh mode, stored data can be retained without external clocking and all inputs except for CKE will be a “don't care”. Self refresh mode can be used when  $T_j$  is less than + 85°C. Auto Refresh must be issued to retain data when  $T_j$  is greater than + 85 °C.

## 13. SELF-REFRESH EXIT (SELFX)

To exit self-refresh mode, apply minimum  $t_{IS}$  after CKE brought High, and then the NO OPERATION command (NOP) or the DESELECT command (DESL) should be asserted within one  $t_{REFC}$  period. CKE should be held High within one  $t_{REFC}$  period after  $t_{IS}$ . Refer to the “(15) Self Refresh Entry and Exit” in “■TIMING DIAGRAMS” for the detail. It is recommended to assert an Auto-refresh command just after the  $t_{REFC}$  period to avoid the violation of refresh period.

## 14. MODE REGISTER SET (MRS)

MODE REGISTER SET (MRS) commands to program the mode registers. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command. MRS command should only be issued on conditions that all DQs are in High-Z and all banks are in IDLE state. The contents of the mode registers is undefined after the power-up and Deep Power Down Exit. Therefore MRS must be issued to set each content of mode registers after initialization. Refer to the “Power Up Initialization” in “■FUNCTIONAL DESCRIPTION”.

## 15. POWER DOWN ENTRY (PD)

POWER DOWN ENTRY (PD) commands to drive the device in Power Down mode and maintains low power state as long as CKE is kept Low. During Power Down state, all inputs signals are a “don't care” except for CKE. Power Down mode must be entered on condition that all DQs are in High-Z.

## 16. POWER DOWN EXIT (PDX)

POWER DOWN EXIT (PDX) commands to resume the device from Power Down mode. Any commands can be detected 1 clock after PDX commands.

## 17. DEEP POWER DOWN ENTRY (DPD)

DEEP POWER DOWN ENTRY (DPD) commands to drive the device in Deep Power Down mode which is the lowest power consumption but all stored data and the contents of mode registers will be lost. During Deep Power Down state, all inputs signals except for CKE are a “don't care” and all DQs and RDQS will be in High-Z. Deep Power Down mode must be entered on conditions that all DQs are in High-Z and all banks are in IDLE state.

## 18. DEEP POWER DOWN EXIT (DPDX)

DEEP POWER DOWN EXIT (DPDX) commands to resume the device from Deep Power Down mode. Power up initialization procedure must be performed after DPDX commands. Refer to the “Power Up Initialization” in “FUNCTIONAL DESCRIPTION”.

## 19. MULTI BANK ACTIVE (MACT)

MULTI BANK ACTIVE (MACT) command activates 2 banks simultaneously selected by BA1. SA must be High to issue MACT command. BA1 determines the target bank group is either Bank 0 & 1 or Bank 2 & 3. And BA0 determines the bank where 1st read or write access can be performed. If MACT command is issued to Bank 0 (or Bank 2) with RA = N, same Row Address of RA = N is activated for Bank 1 (or Bank 3) and 1st read or write access must be allowed for RA=N of Bank 0 (or Bank 2). If MACT command is issued to Bank 1 (or Bank 3) with RA = N, next Row Address of RA = N + 1 is activated for Bank 0 (or Bank 2) and 1st read or write access must be allowed for RA = N of Bank 1 (or Bank 3). If MACT command is issued to Bank 1 (or Bank 3) with RA = FFFh, internal row address counter is wrap around therefore activated Row Address is FFFh for Bank 1 (or Bank 3) and 000h for Bank 0 (or Bank 2).

Command Truth Table of ACT and MACT

Command	Symbol	SA	BA1	BA0	Row Address A[12:0]	1st access		2nd access	
						Bank	RA	Bank	RA
BANK ACTIVE	ACT	L	L	L	RA = N	Bank 0	RA = N	NA	
			L	H		Bank 1	RA = N	NA	
			H	L		Bank 2	RA = N	NA	
			H	H		Bank 3	RA = N	NA	
MULTI BANK ACTIVE	MACT	H	L	L	RA = N	Bank 0	RA = N	Bank 1	RA = N
			L	H		Bank 1	RA = N	Bank 0	RA = N + 1
			H	L		Bank 2	RA = N	Bank 3	RA = N
			H	H		Bank 3	RA = N	Bank 2	RA = N + 1

The following memory map example enables to issue effective MACT command for 2-bank interleave access between Bank 0 and Bank 1 or Bank 2 and Bank 3.

Memory Map Example for 2-bank interleave access by MACT command

<b>Bank</b>	0	1	0	1	→	0	1	0	1	0	1	→	0	1	0	1
<b>RA</b>	000h		001h		→	N - 1		N		N + 1		→	FFFh		FFFh	
<b>Bank</b>	2	3	2	3	→	2	3	2	3	2	3	→	2	3	2	3
<b>RA</b>	000h		001h		→	N - 1		N		N + 1		→	FFFh		FFFh	

## 20. MULTI BANK PRECHARGE (MPRE)

MULTI BANK PRECHARGE (MPRE) command starts precharge operation for 2 banks selected by BA1. SA must be High to issue MPRE command. Selected 2 banks will be in IDLE state after specified time duration of  $t_{RP}$  from MPRE command. BA1 determines whether the target bank group is Bank 0 & 1 or Bank 2 & 3. If MPRE command is issued to BA1 = L, Bank 0 and Bank 1 will be precharged simultaneously. If MPRE command is issued to BA1 = H, Bank 2 and Bank 3 will be precharged simultaneously.

Command Truth Table of PRE, PALL and MPRE

Command	Symbol	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	BA1	BA0	A10 (AP)	A[9:0], A11, A12	SA	Precharged Bank
PRECHARGE SINGLE BANK	PRE	L	L	H	L	L	L	L	X	L	Bank 0
						L	H				Bank 1
						H	L				Bank 2
						H	H				Bank 3
PRECHARGE ALL BANK	PALL					X	X	H			All Banks
MULTI BANK PRECHARGE	MPRE					L	X	L		H	Bank 0 & 1
						H					Bank 2 & 3

## 21. BACKGROUND REFRESH ENTRY (BREF)

BACKGROUND REFRESH ENTRY (BREF) command starts internal refresh operation for 2 banks selected by BA1. SA must be High to issue BREF command and A10 determines either BACKGROUND REFRESH ENTRY (BREF) or EXIT (BREFX). 2 banks which will be refreshed must be precharged prior to the BREF command. When BREF command is issued, Refresh Count (RC) must be set through A[9:0] inputs as shown in the following table. RC defines how many refresh cycle is executed by one BREF command. RC can be set from 1 to 31 cycles. Refreshed banks will be in REFRESH state for a period specified by  $RC \times t_{REFC}$ . While any read and write access must not be performed during AUTO REFRESH which initiates all banks refresh, background refresh can allow to read or write access to 2 banks which are not refreshed. BA1 determines the target bank group either Bank 0 & 1 or Bank 2 & 3. If BREF command is issued to BA1 = L, Bank 0 & 1 will be refreshed and Bank 2 & 3 can be accessible. If BREF command is issued to BA1 = H, Bank 2 & 3 will be refreshed and Bank 0 & 1 can be accessible. 8,192 BREF command must be asserted to both bank group of Bank 0 & 1 and Bank 2 & 3 within the refresh period of  $t_{REF}$ . When background refresh is in progress for one bank group, BREF command must not be issue to the other bank group.

## 22. BACKGROUND REFRESH EXIT (BREFX)

BACKGROUND REFRESH EXIT (BREFX) command terminates internal refresh operation for 2 banks initiated by BREF command for a period of  $RC \times t_{REFC}$ . SA must be High to issue BREFX command. 2 banks will be IDLE state after  $t_{REFC}$  from BREFX command. BREFX command can be issued when background refresh is in progress.

Command Truth Table of BREF and BREFX

Command	Symbol	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	BA1	BA0	A10 (AP)	A[9:0], A11, A12	SA	Refreshed Bank
AUTO REFRESH	REF	L	L	L	H	X	X	X	X	L	All Banks
BACKGROUND REFRESH ENTRY	BREF					L	X	L	V (RC)	H	Bank 0 & 1
						H				H	Bank 2 & 3
BACKGROUND REFRESH EXIT	BREFX					X	X	H	X	H	Bank 0 & 1
						H	Bank 2 & 3				

# MB81EDS516545

Refresh Count (RC) Definition Table

Refresh Count (RC)	A10	A[5:9], A11, A12	A4	A3	A2	A1	A0
ILLEGAL*	L	L	L	L	L	L	L
1						H	
2						L	
3						H	
4						L	
5					H		
6					L		
7					H		
8					L		
9					H		
10					L		
11					H		
12					L		
13					H		
14					L		
15			H				
16			L				
17			H				
18			L				
19			H				
20			L				
21			H				
22			L				
23			H				
24			L				
25			H				
26			L				
27			H				
28			L				
29			H				
30			L				
31	H						

\* : A[12:0] = 000h must not be set for RC.

## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Supply Voltage Relative to V <sub>SS</sub>	V <sub>DD</sub> , V <sub>DDQ</sub>	-0.5 to +2.3	V
Input / Output Voltage Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to +2.3	V
Short Circuit Output Current	I <sub>OUT</sub>	±50	mA
Power Dissipation	P <sub>D</sub>	1.0	W
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage* <sup>1</sup>	V <sub>DD</sub> , V <sub>DDQ</sub>	1.7	1.8	1.9	V
	V <sub>SS</sub> , V <sub>SSQ</sub>	0	0	0	V
DC Input High Voltage* <sup>2</sup>	V <sub>IH</sub> (DC)	V <sub>DDQ</sub> × 0.7	—	V <sub>DDQ</sub> + 0.3	V
AC Input High Voltage* <sup>2</sup>	V <sub>IH</sub> (AC)	V <sub>DDQ</sub> × 0.8	—	V <sub>DDQ</sub> + 0.3	V
DC Input Low Voltage* <sup>3</sup>	V <sub>IL</sub> (DC)	-0.3	—	V <sub>DDQ</sub> × 0.3	V
AC Input Low Voltage* <sup>3</sup>	V <sub>IL</sub> (AC)	-0.3	—	V <sub>DDQ</sub> × 0.2	V
Junction Temperature	T <sub>j</sub>	-10	—	+125	°C

\*1: V<sub>DDQ</sub> must be less than or equal to V<sub>DD</sub>.

\*2: Maximum DC voltage on input or I/O pins is V<sub>DDQ</sub> + 0.3 V. During voltage transitions, inputs may positive overshoot to V<sub>DDQ</sub> + 1.0V for periods of up to 3 ns.

\*3: Minimum DC voltage on input or I/O pins is -0.3 V. During voltage transitions, inputs may negative overshoot to V<sub>SSQ</sub> - 1.0V for periods of up to 3 ns.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.

Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

## ■ CAPACITANCE

(T<sub>a</sub> = + 25 °C, f = 1 MHz)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Input Capacitance, Except for WDQS, DM	C <sub>IN1</sub>	1	—	2.5	pF
Input Capacitance for WDQS, DM	C <sub>IN2</sub>	2	—	4	pF
I/O Capacitance	C <sub>I/O</sub>	2	—	4	pF

## ■ ELECTRICAL CHARACTERISTICS

### 1. DC Characteristics

(Under recommended operating conditions unless otherwise noted)

Parameter	Symbol	Condition	Value		Unit	
			Min.	Max.		
Output High Voltage	$V_{OH(DC)}$	$I_{OH} = -0.1 \text{ mA}$	$V_{DDQ} - 0.2$	—	V	
Output Low Voltage	$V_{OL(DC)}$	$I_{OL} = 0.1 \text{ mA}$	—	0.2	V	
Input Leakage Current	$I_{LI}$	$0 \text{ V} \leq V_{IN} \leq V_{DDQ}$ , All other pins not under test = 0 V	-5	5	$\mu\text{A}$	
Output Leakage Current	$I_{LO}$	$0 \text{ V} \leq V_{IN} \leq V_{DDQ}$ , Data out disabled	-5	5	$\mu\text{A}$	
Operating One Bank Active-Precharge Current	$I_{DD0}$	$t_{RC} = t_{RC \text{ min}}$ , $t_{CK} = t_{CK \text{ min}}$ , $\text{CKE} = V_{IH}$ , $\overline{\text{CS}} = V_{IH}$ addresses inputs are SWITCHING; data bus inputs are STABLE	$T_j \leq +105 \text{ }^\circ\text{C}$	—	65	mA
			$T_j \leq +125 \text{ }^\circ\text{C}$	—	75	mA
Precharge Standby Current	$I_{DD2P}$	All banks idle, $\text{CKE} = V_{IL}$ , $\overline{\text{CS}} = V_{IH}$ , $t_{CK} = t_{CK \text{ min}}$ , address and control inputs are SWITCHING; data bus inputs are STABLE	$T_j \leq +105 \text{ }^\circ\text{C}$	—	6	mA
			$T_j \leq +125 \text{ }^\circ\text{C}$	—	9	
	$I_{DD2N}$	All banks idle, $\text{CKE} = V_{IH}$ , $\overline{\text{CS}} = V_{IH}$ , $t_{CK} = t_{CK \text{ min}}$ , address and control inputs are SWITCHING; data bus inputs are STABLE	$T_j \leq +105 \text{ }^\circ\text{C}$	—	15	mA
			$T_j \leq +125 \text{ }^\circ\text{C}$	—	20	mA
Operating Burst Read Current	$I_{DD4R}$	One bank active, $\text{BL} = 4$ , $t_{CK} = t_{CK \text{ min}}$ , Output pin open, Gapless data, address inputs are SWITCHING; 50% data change each burst transfer	—	300	mA	
Operating Burst Write Current	$I_{DD4W}$	One bank active, $\text{BL} = 4$ , $t_{CK} = t_{CK \text{ min}}$ , Gapless data, address inputs are SWITCHING; 50% data change each burst transfer	—	380	mA	
Auto Refresh Current	$I_{DD5}$	$t_{RC} = t_{RFC \text{ min}}$ , $t_{CK} = t_{CK \text{ min}}$ , $\text{CKE} = V_{IH}$ , address and control inputs are SWITCHING; data bus inputs are STABLE	—	120	mA	

(Continued)



(Continued)

Parameter	Symbol	Condition	Value		Unit
			Min.	Max.	
Self Refresh Current	$I_{DD6}$	$CKE = V_{IL}, \overline{CS} = V_{IL}$ , address and control inputs are STABLE; data bus inputs are STABLE	—	6	mA
Deep Power Down Current	$I_{DD8}$	address and control inputs are STABLE; data bus inputs are STABLE	—	300	$\mu A$

Notes: • All voltages are referenced to  $V_{SS}$ .

- After power on, initialization following power-up timing is required. DC characteristics are guaranteed after the initialization.
- $I_{DD}$  depends on the output termination or load condition, clock cycle rate, signal clocking rate. The specified values are obtained with the output open condition.

# MB81EDS516545

## 2. AC Characteristics

(Under recommended operating conditions unless otherwise noted)<sup>\*1, \*2</sup>

Parameter	Symbol	Value		Unit		
		Min.	Max.			
DQ Output Access Time from CK/ $\overline{\text{CK}}$ ( $t_{\text{CK}} = t_{\text{CK min}}$ ) <sup>*3, *4, *7</sup>	$t_{\text{AC}}$	2	6	ns		
RDQS Output Access Time from CK/ $\overline{\text{CK}}$ <sup>*3, *4</sup>	$t_{\text{DQSK}}$	2	6	ns		
Clock High Level Width <sup>*3</sup>	$t_{\text{CH}}$	2	—	ns		
Clock Low Level Width <sup>*3</sup>	$t_{\text{CL}}$	2	—	ns		
Delay between CK and $\overline{\text{CK}}$ <sup>*4</sup>	$t_{\text{DC}}$	0.45	0.55	$t_{\text{CK}}$		
Clock Cycle Time	CL = 2	$t_{\text{CK}}$	15	—	ns	
	CL = 3		7.4			
	CL = 4		$T_j \leq +105\text{ }^\circ\text{C}$			4.6
			$T_j \leq +125\text{ }^\circ\text{C}$			5
DQ and DM Input Setup Time <sup>*3</sup>	$T_j \leq +105\text{ }^\circ\text{C}$	$t_{\text{DS}}$	0.4	—	ns	
	$T_j \leq +125\text{ }^\circ\text{C}$		0.5			
DQ and DM Input Hold Time <sup>*3</sup>	$T_j \leq +105\text{ }^\circ\text{C}$	$t_{\text{DH}}$	0.4	—	ns	
	$T_j \leq +125\text{ }^\circ\text{C}$		0.5			
DQ and DM Input Pulse Width	$t_{\text{DIPW}}$	0.35	—	$t_{\text{CK}}$		
Address and Control Input Setup Time <sup>*3</sup>	$t_{\text{IS}}$	0.9	—	ns		
Address and Control Input Hold Time <sup>*3</sup>	$t_{\text{IH}}$	0.9	—	ns		
Address and Control Input Pulse Width	$t_{\text{IPW}}$	0.6	—	$t_{\text{CK}}$		
DQ Low-Z Time from CK/ $\overline{\text{CK}}$ <sup>*3, *5</sup>	$t_{\text{LZ}}$	0	—	ns		
DQ High-Z Time from CK/ $\overline{\text{CK}}$ <sup>*3, *5, *6</sup>	$t_{\text{HZ}}$	—	6	ns		
RDQS to DQ Skew <sup>*4</sup>	$t_{\text{DQSQ}}$	—	0.4	ns		
DQ Output Hold Time from RDQS <sup>*3, *4</sup>	$t_{\text{QH}}$	$t_{\text{DC}} - 0.5$	—	ns		
WRIT Command to 1st WDQS Latching Transition	$t_{\text{DQSS}}$	0.75	1.25	$t_{\text{CK}}$		
WDQS Input High Level Width	$t_{\text{DQSH}}$	0.35	—	$t_{\text{CK}}$		
WDQS Input Low Level Width	$t_{\text{DQSL}}$	0.35	—	$t_{\text{CK}}$		
WDQS Falling Edge to CK Setup Time	$t_{\text{DSS}}$	0.2	—	$t_{\text{CK}}$		
WDQS Falling Edge Hold Time from CK	$t_{\text{DSH}}$	0.2	—	$t_{\text{CK}}$		
MRS Command Period	$t_{\text{MRD}}$	2	—	$t_{\text{CK}}$		
Write Preamble Setup Time	$t_{\text{WPRES}}$	0	—	ns		
Write Postamble Time	$t_{\text{WPST}}$	1	—	$t_{\text{CK}}$		

(Continued)

(Continued)

(Under recommended operating conditions unless otherwise noted)\*<sup>1, 2</sup>

Parameter	Symbol	Value		Unit
		Min.	Max.	
ACT to PRE, MPRE, PALL Command Period * <sup>7</sup>	t <sub>RAS</sub>	37	8000	ns
ACT, MACT to ACT, MACT Command Period (Same Bank) * <sup>7</sup>	t <sub>RC</sub>	59.2	—	ns
REF to ACT, REF Command Period	t <sub>REFC</sub>	100	—	ns
ACT to READ or WRIT Command Period	t <sub>RCD</sub>	20	—	ns
Precharge Period * <sup>7</sup>	t <sub>RP</sub>	18	—	ns
ACT, MACT to ACT, MACT Command Period (Other Bank) * <sup>8</sup>	t <sub>R RD</sub>	9.2	—	ns
Write Recovery Time	t <sub>WR</sub>	12	—	ns
Data Input to ACT, REF Command Period	t <sub>DAL</sub>	CL = 2	1 CLK + t <sub>RP</sub>	ns
		CL = 3	2 CLK + t <sub>RP</sub>	
		CL = 4	3 CLK + t <sub>RP</sub>	
Internal Write to READ Command Delay	t <sub>WTR</sub>	9.2	—	ns
Average Refresh Period * <sup>9</sup>	t <sub>REFI</sub>	T <sub>j</sub> ≤ +105°C	7.8	μs
		T <sub>j</sub> ≤ +125°C	2.0	
Average Periodic Refresh Interval	t <sub>REF</sub>	T <sub>j</sub> ≤ +105°C	64	ms
		T <sub>j</sub> ≤ +125°C	16.7	
Transition Time * <sup>10</sup>	t <sub>t</sub>	—	1	ns

\* 1: AC characteristics are measured after the Power up initialization procedure.

\* 2: V<sub>DD</sub> × 0.5 is the reference level for 1.8 V I/O for measuring timing of input/output signals.

\* 3: If input signal transition time (t<sub>t</sub>) is longer than 1 ns; [(t<sub>t</sub>/2) – 0.5] ns should be added to t<sub>AC</sub> (Max), t<sub>DQSCK</sub> (Max) and t<sub>HZ</sub> (max) spec values, [(t<sub>t</sub>/2) – 0.5] ns should be subtracted from t<sub>LZ</sub> (Min) and t<sub>QH</sub> (Min) spec values, and (t<sub>t</sub> - 1.0) ns should be added to t<sub>CH</sub> (Min), t<sub>CL</sub> (Min), t<sub>IS</sub> (Min), t<sub>IH</sub> (Min), t<sub>DS</sub> (Min) and t<sub>DH</sub> (Min) spec values.

\* 4: The data valid window is defined as t<sub>QH</sub> - t<sub>DQSQ</sub>. The data valid window depends on t<sub>DC</sub> which is defined between rising edge of CK and rising edge of  $\overline{CK}$ . The data valid window is guaranteed when t<sub>DC</sub> is satisfied.

\* 5: t<sub>AC</sub>, t<sub>DQSCK</sub>, t<sub>LZ</sub> and t<sub>HZ</sub>, are measured under output load circuit shown in “3. Measurement Condition of AC Characteristics” in “■ ELECTRICAL CHARACTERISTICS” and Driver Strength (DS) = Normal, Pre Driver Strength (PDS) = Fast are assumed.

\* 6: Specified where output buffer is no longer driven.


\* 7: The sum of actual clock count of t<sub>RAS</sub> and t<sub>RP</sub> must be equal or greater than specified minimum t<sub>RC</sub>.

\* 8: t<sub>R RD</sub> is applied to ACT (MACT) to BREF, ACT (MACT) to BREFX, BREF to ACT (MACT) and BREFX to ACT (MACT). Refer to the “■ BANK OPERATION COMMAND TABLE”.

\* 9: This value is for reference only.


\* 10: Transition times are measured between V<sub>IH</sub> (AC) min and V<sub>IL</sub> (AC) max.

## 3. Measurement Condition of AC Characteristics



■ TIMING DIAGRAMS


(1) Read\* (Assuming CL = 4, BL = 8)



\* : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

# MB81EDS516545


## (2) Read to Read\*1 (Assuming CL = 4, BL = 8)



\*1: RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

\*2: Previous burst read can be interrupted by subsequent burst read.

**(3) Read to Precharge \*1(Assuming CL = 4, BL = 8)**




\*1: RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

\*2: Burst read operation can be terminated by PRE command. All DQ pins become High-Z after CL from PRE command.

# MB81EDS516545

## (4) Read with Auto-Precharge \*1 (Assuming CL = 4, BL = 8)




\*1: RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

\*2: Internal precharge operation starts after BL/2 from READA command. tRAS must be satisfied.

\*3: Next ACT command can be issued after BL/2 + tRP from READA command. tRC must be satisfied.




**(5) Write \*1 (Assuming BL = 8)**



\*1: RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge  
 \*2: Burst write operation should not be terminated by PRE command. PRE can be issued after 1 + BL/2 + tWR from WRIT command.

# MB81EDS516545


## (6) Write to Write \*1 (Assuming BL = 8)



\*1 : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

\*2 : Previous burst write can be interrupted by subsequent burst write.


**(7) Write with Auto-Precharge \*1 (Assuming BL = 8)**



\*1 : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge  
 \*2 : Next ACT command can be issued after  $1 + BL/2 + t_{DAL}$  (Min) from WRITA command.  $t_{RC}$  must be satisfied.

# MB81EDS516545


## (8) Read to Write \*1 (Assuming CL = 4, BL = 8)



\*1 : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

\*2 : WRIT command can be issued after CL + BL/2 after READ command.


**(9) Read to Write with BST Command \*1 (Assuming CL = 4, BL = 8)**



\*1 : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge  
 \*2 : WRIT command can be issued after CL from burst read termination by BST command.

# MB81EDS516545


## (10) Write to Read \*1 (Assuming CL = 4, BL = 4)



\*1 : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

\*2 : READ command can be issued after  $1 + BL/2 + t_{wTR}$  from WRIT command.

## (11) Write to Read with BST Command \*1 (Assuming CL = 4, BL = 8)




\*1 : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

\*2 : The data input after 1 clock from BST command will be masked.

\*3 : READ command can be issued after  $1 + t_{wTR}$  from burst write termination by BST command.

# MB81EDS516545

(12) Write to Read with DM Mask \*1 (Assuming CL=4, BL = 8)




\*1 : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

\*2 : DM must be High during  $t_{wTR}$  from last pair of input data.



## (13) DM Control Write \*1 (Assuming BL = 8)




\*1 : RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

\*2 : When DM is registered High, the corresponding data will be masked.

# MB81EDS516545

## (14) Auto Refresh \*1




\*1 : RA = Row Address, BA = Bank Address, AP = Auto Precharge

\*2 : All banks must be precharged prior to the AUTO REFRESH command (REF).

\*3 : Either NOP or DESL command should be asserted during  $t_{REFC}$  period.

\*4 : ACT or MRS or REF command should be asserted after  $t_{REFC}$  from REF command.

## (15) Self Refresh Entry and Exit \*1



\*1 : RA = Row Address, BA = Bank Address, AP = Auto Precharge


\*2 : All banks must be precharged prior to SELF REFRESH ENTRY (SELF) command.

\*3 : SELF REFRESH EXIT (SELF\*) command can be latched at the CK rising edge.

\*4 : Either NOP or DESL command can be used during  $t_{REFC}$  period.

\*5 : CKE should be held High during  $t_{REFC}$  period after SELF\* command.


## (16) Mode Register Set\*1



\*1 : RA = Row Address, BA = Bank Address, AP = Auto Precharge

\*2 : MODE REGISTER SET (MRS) command must be asserted after all banks have been precharged and all DQ are in High-Z.

## (17) Power Down Entry and Exit\*1




\*1 : RA = Row Address, BA = Bank Address, AP = Auto Precharge

\*2 : PD command can be issued after all DQ are in High-Z.

\*3 : ACT command can be issued after 1 clock from POWER DOWN EXIT (PDX) command.


# MB81EDS516545

## (18) Deep Power Down Entry\*



\* : DEEP POWER DOWN ENTRY (DPD) Command can be issued after all banks have been precharged and all DQ are in High-Z.

## (19) Deep Power Down Exit \*1




\*1: RA = Row Address, BA = Bank Address, AP = Auto Precharge

\*2: Power up initialization procedure must be performed after DPDX command.

# MB81EDS516545

## (20) Multi Bank Active to Read to Multi Bank Precharge\*1 (Assuming CL = 4, BL = 4)




\*1: RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

\*2: If MACT command is issued to Bank 0, 1st READ command must be issued to Bank 0 followed by 2nd READ command to Bank 1.

\*3: If MACT command is issued to Bank 2, 1st READ command must be issued to Bank 2 followed by 2nd READ command to Bank 3.



## (21) Multi Bank Active to Write to Multi Bank Precharge\*1 (Assuming CL = 4, BL = 4)




\*1: RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

\*2: If MACT command is issued to Bank 0, 1st WRIT command must be issued to Bank 0 followed by 2nd WRIT command to Bank 1.

\*3: If MACT command is issued to Bank 2, 1st WRIT command must be issued to Bank 2 followed by 2nd WRIT command to Bank 3.

## (22) Background Refresh Entry and Exit \*1 (Assuming BL = 8)



\*1: RA = Row Address, BA = Bank Address, CA = Column Address, AP = Auto Precharge

\*2: Refresh Count (RC) must be set through A[9:0] together with BREF command.

\*3: If MACT command is issued to Bank 0, 1st WRIT command must be issued to Bank 0 followed by 2nd WRIT command to Bank 1.

**MEMO**

## FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome,  
Shinjuku-ku, Tokyo 163-0722, Japan  
Tel: +81-3-5322-3329  
<http://jp.fujitsu.com/fml/en/>

*For further information please contact:*

### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.  
1250 E. Arques Avenue, M/S 333  
Sunnyvale, CA 94085-5401, U.S.A.  
Tel: +1-408-737-5600 Fax: +1-408-737-5999  
<http://www.fma.fujitsu.com/>

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD.  
151 Lorong Chuan,  
#05-08 New Tech Park 556741 Singapore  
Tel : +65-6281-0770 Fax : +65-6281-0220  
<http://www.fmal.fujitsu.com/>

### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH  
Pittlerstrasse 47, 63225 Langen, Germany  
Tel: +49-6103-690-0 Fax: +49-6103-690-122  
<http://emea.fujitsu.com/microelectronics/>

### FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),  
Shanghai 200002, China  
Tel : +86-21-6146-3688 Fax : +86-21-6335-1605  
<http://cn.fujitsu.com/fmc/>

### Korea

FUJITSU MICROELECTRONICS KOREA LTD.  
206 Kosmo Tower Building, 1002 Daechi-Dong,  
Gangnam-Gu, Seoul 135-280, Republic of Korea  
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111  
<http://kr.fujitsu.com/fmk/>

### FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,  
Tsimshatsui, Kowloon, Hong Kong  
Tel : +852-2377-0226 Fax : +852-2376-3269  
<http://cn.fujitsu.com/fmc/en/>

Specifications are subject to change without notice. For further information please contact each office.

### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.