FUJITSU SEMICONDUCTOR DATA SHEET

DS05-10194-2E

MEMORY CMOS $1 \text{ M} \times 16 \text{ BITS}$ FAST PAGE MODE DYNAMIC RAM

MB81V18160A-60/60L/-70/70L

CMOS 1,048,576 × 16 BITS Fast Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB81V18160A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V18160A features a "fast page" mode of operation whereby highspeed random access of up to 1.024 × 16 bits of data within the same row can be selected. The MB81V18160A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V18160A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V18160A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V18160A are not critical and all inputs are LYTTL compatible.

■ PRODUCT LINE & FEATURES

	Paramete	or	MB81V18160A						
	raiailieu	51	-60	-60L	-70	-70L			
RAS Access Time			60 ns	max.	70 ns	max.			
Randam Cycle	Time		110 n	s min.	in. 130 ns min.				
Address Access Time			30 ns	max.	35 ns max.				
CAS Access T	ime		15 ns	max.	17 ns max.				
Fast Page Mod	de Cycle Tim	e	40 ns	s min.	45 ns min.				
Law Dawas	Operating (Current	648 m\	N max.	612 mW max.				
Low Power Dissipation	Standby Current	LVTTL Level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.			
		ČMOS Level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.			

- 1,048,576 words × 16 bits organization
- · Silicon gate, CMOS, Advanced Stacked Capacitor
- · All input and output are LVTTL compatible
- 1,024 refresh cycles every 16.4 ms
- · Self refresh function

- Standard and low power versions
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

DataSheet4U This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions as heet4U.com taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	Іоит	±50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ PACKAGE


et4U.com



Package and Ordering Information

- 42-pin plastic (400 mil) SOJ, order as MB81V18160A-xxPJ
- 50-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB81V18160A-xxPFTN and MB81V18160A-xxLPFTN (Low Power)

DataSh



DataShe

■ CAPACITANCE


 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Max.	Unit	
Input Capacitance, A₀ toA∍	C _{IN1}	5	pF	
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C _{IN2}	5	pF	
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	p ₩ ww.Datas	heet4U.com

DataSheet4l

et4U.com


■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
Ao to Ao	Address inputs row: A₀ to A₃ column: A₀ to A₃
RAS	Row address strobe
<u>LCAS</u>	Lower column address strobe
UCAS	Upper column address strobe
WE	Write enable
ŌĒ	Output enable
DQ1 to DQ16	Data Input/Output
Vcc	+3.3 volt power supply
Vss	Circuit ground
N.C.	No connection

DataSheet4U.com

50-Pin TSOP (TOP VIEW) <Normal Bend: FPT-50P-M06>



www.DataSheet4U.com

4

DataSheet4U.com

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Spply Voltage	*1	Vcc	3.0	3.3	3.6	\ \/	
Spply voltage	1	Vss	0	0	0] '	0°C to +70°C
Input High Voltage, all inputs	*1	Vн	2.0	_	Vcc + 0.3 V	٧	0 0 10 +70 0
Input Low Voltage, all inputs*	*1	V⊩	-0.3	_	0.8	٧	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A_0 to A_9) are available, the column and row inputs are separately strobed by \overline{LCAS} or \overline{UCAS} and \overline{RAS} as shown in Figure 1. First, ten row address bits are input on pins A_0 -through- A_9 and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{LCAS} or \overline{UCAS}). Both row and column addresses must be stable on or before the falling edges of \overline{RAS} and \overline{LCAS} or \overline{UCAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways-an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or $\overline{LCAS}/\overline{UCAS}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ₁ to DQ₈ is strobed by \overline{LCAS} and DQ₉ to DQ₁₆ is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before $\overline{LCAS}/\overline{UCAS}$. In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after $\overline{LCAS}/\overline{UCAS}$; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

trac: from the falling edge of RAS when tred (max) is satisfied.

tcac: from the falling edge of LCAS (for DQ1 to DQ3) UCAS (for DQ9 to DQ16) when tach is greater than tach

taa : from column address input when trad is greater than trad (max).

toea: from the falling edge of OE when OE is brought Low after trac, toac, or taa, and trop (max) is satisfied.

The data remains valid until either LCAS/UCAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024 × 16 bits can be accessed and, when multiple MB81V18160As are DataSheet4U.cused, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

et4U.com

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

				Value						
Parameter	Notes Symbol		Conditions	Min	Typ	М	ax.	Unit		
				IVIIII.	Тур.	Std power	E	UIII		
Output High Voltage	*1	V он	lон = −2.0 mA	2.4	_	_	_	v		
Output Low Voltage	*1	Vol	loL = +2.0 mA	_	_	0.4	0.4	\ \		
Input Leakage Current	(Any Input)	lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 3.0 \ V \leq V_{\text{CC}} \leq 3.6 \ V; \\ V_{\text{SS}} = 0 \ V; \ All \ other \ pins \\ not \ under \ test = 0 \ V \end{array}$	-10	_	10	10	μА		
Output Leakage Curre	nt	I _{DO(L)}	0 V ≤ Vо∪т ≤ Vсс; Data out disabled	-10		10	10			
Operating Current (Average Power *2	MB81V18160A -60/60L		RAS & LCAS, UCAS cycling;	180 1		180	m A			
Supply Current) Standby Current	MB81V18160A -70/70L	lcc ₁	tac = min			170	170	∤ mA		
Standby Current (Power Supply *2	LVTTL Level	lcc2	RAS = LCAS, UCAS = V _{IH}			1.0	1.0	mA		
Current)	CMOS Level	1002	$\overline{RAS} = \overline{LCAS}, \overline{UCAS} \ge Vcc -0.2 V$			500	150	μΑ		
Refresh Current#1 (Average Power *2 Supply Current)	MB81V18160A -60/60L		DataSheet4U.com LCAS, UCAS = V _H ,			180	180			
	MB81V18160A -70/70L	- Іссз	RAS cycling; trc = min			170	170	mA		
Fast Page Mode *2	MB81V18160A -60/60L	lasi	RAS = V _L , LCAS, UCAS			100	100	mA		
Current	MB81V18160A -70/70L	lcc4	cycling; tpc = min			90	90	111/4		
Refresh Current#2 (Average Power *2	MB81V18160A -60/60L	lcc5	RAS cycling; CAS-before-RAS;			170	170	mA		
Supply Current)	MB81V18160A -70/70L	1005	tac = min			160	160			
Battery Back Up Current *2	MB81V18160A -60/-70	l	$\begin{array}{l} \overline{RAS} \ cycling; \\ \overline{CAS} \ before \ -\overline{RAS}; \\ t_{RC} = 16 \ \mu s \\ t_{RAS} = min \ to \ 300 \ ns \\ V_{IH} \ge V_{CC} - 0.2 \ V, \ V_{IL} \le 0.2 \ V \end{array}$	_	_	2000	_	μΑ		
(Average Power Supply Current)	MB81V18160A -60L/70L	- Icce	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	_	_	_	300	μΛ		
Refresh Current#3	MB81V18160A -60/60L	1	RAS = VIL, CAS = VIL			1000	050	^		
(Average Power Supply Current)	MB81V18160A -70/70L	· Icc ₉	Self refresh;		_	1000	250 www.	μA Data		

DataShe

DataSheet41

et4U.com

heet4U.com

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

NI -	D	N-4	0	MB81V18	160A-60/60L	MB81V181	60A-70/70L	11
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
4	Time Detugen Defuseh	Std power		_	16.4	_	16.4	ma.c
1	Time Between Refresh	Low power	t ref	_	128	_	128	ms
2	Random Read/Write Cycle Time		t RC	110	_	130	_	ns
3	Read-Modify-Write Cycle Time		trwc	150	_	174	_	ns
4	Access Time from RAS	*6,9	t rac	_	60	_	70	ns
5	Access Time from CAS	*7,9	t cac	_	15		17	ns
6	Column Address Access Time	*8,9	t AA	_	30	_	35	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Buffer Turn On Delay Tim	е	t on	0	_	0	_	ns
9	Output Buffer Turn off Delay Time	*10	t off	<u>—</u>	15	_	17	ns
10	Transition Time		t⊤	3	50	3	50	ns
11	RAS Precharge Time		t RP	40	_	50	_	ns
12	RAS Pulse Width		tras	60	100000	70	100000	ns
13	RAS Hold Time		t rsh	15	_	17	_	ns
14	CAS to RAS Precharge Time		t crp	5	_	5	_	ns
15	RAS to CAS Delay Time	*11,12	t rod	20	45	20	53	ns
16	CAS Pulse Width	Da	taS tças t41	J.corf5	_	17	_	ns
17	CAS Hold Time		t csH	60	_	70	_	ns
18	CAS Precharge Time (Normal)	*19	t CPN	10	_	10	_	ns
19	Row Address Set Up Time		tasr	0	_	0	_	ns
20	Row Address Hold Time		t rah	10	_	10	_	ns
21	Column Address Set Up Time		tasc	0	_	0	_	ns
22	Column Address Hold Time		t cah	15	_	15	_	ns
23	Column Address Hold Time from	RAS	t ar	35	_	35	_	ns
24	RAS to Column Address Delay Time	*13	t rad	15	30	15	35	ns
25	Column Address to RAS Lead T	me	t ral	30	_	35	_	ns
26	Column Address to CAS Lead T	me	t cal	30	_	35	_	ns
27	Read Command Set Up Time		trcs	0	_	0	_	ns
28	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0	_	ns
29	Read Command Hold Time Referenced to CAS	*14	t RCH	0	_	0	_	ns
30	Write Command Set Up Time	*15,20	twcs	0	_	0	_	ns
31	Write Command Hold Time		twcн	15	_	15	_	ns
32	Write Hold Time from RAS		twcr	35	_	35	_	ns
33	WE Pulse Width		twp	15	_	15	_	ns
34	Write Command to RAS Lead Ti	me	trwL	15	_	17	_	ns
35	Write Command to CAS Lead Ti	me	tcwL	15	_	17	_	ns

(Continued)

DataSheet4U.com www.DataSheet4U.com

DataShe

et4U.com

(Continued)

No.	Parameter Notes	Symbol	MB81V181	60A-60/60L	MB81V181	60A-70/70L	Unit
140.	Farameter Notes	Syllibol	Min.	Max.	Min.	Max.	
36	DIN Set Up Time	tos	0	_	0	_	ns
37	DIN Hold Time	t DH	15	_	15	_	ns
38	Data Hold Time from RAS	t DHR	35	_	35	_	ns
39	RAS to WE Delay Time *20	trwd	80	_	92	_	ns
40	CAS to WE Delay Time *20	tcwd	35	_	39	_	ns
41	Column Address to WE Delay Time *20	tawd	50	_	57	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh Cycles)	t rpc	5	_	5	_	ns
43	CAS Set Up Time for CAS-before-RAS Refresh	tcsr	0	_	0	_	ns
44	CAS Hold Time for CAS-before-RAS Refresh	t chr	10	_	12	_	ns
45	Access time from OE *9	toea	_	15	_	17	ns
46	Output Buffer Turn Off Delay *10	toez	_	15	_	17	ns
47	OE to RAS Lead Time for Valid Data	t oel	10	_	10	_	ns
48	OE Hold Time Referenced to WE *16	t oeh	5	_	5	_	ns
49	OE to Data In Delay Time	ata t6 £beet	4U.c 5 51	_	17	_	ns
50	CAS to Data In Delay Time	tcdd	15	_	17	_	ns
51	DIN to CAS Delay Time *17	t dzc	0	_	0	_	ns
52	DIN to OE Delay Time *17	t dzo	0	_	0	_	ns
60	Fast Page Mode RAS Pulse Width	trasp	-	100000	_	100000	ns
61	Fast Page Mode Read/Write Cycle Time	t PC	40	_	45		ns
62	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	80	_	89	_	ns
63	Access Time from CAS Precharge *9,18	tcpa	_	35	_	40	ns
64	Fast Page Mode CAS Precharge Time	t cp	10	_	10	_	ns
65	Fast Page Mode RAS Hold Time from CAS Precharge	t RHCP	35	_	40	_	ns
66	Fast Page Mode CAS Precharge to WE Delay Time *20	tcpwd	55	_	62		ns

DataShe

www.DataSheet4U.com DataSheet4U.com

8

et4U.com

Notes: *1. Referenced to Vss.

*2. lcc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

lcc depends on the number of address change as $\overline{RAS} = V_{IL} \overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$ and $V_{IL} > -0.3 \text{ V}$. lcc1, lcc3 lcc4 and lcc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$


lcc2 is specified during $\overline{RAS} = V_{\parallel}$ and $V_{\parallel} > -0.3 V$.

lccs is measured on condition that all address signals are fixed steady state.

- *3. An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 5$ ns.
- *5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V_{IH} (min) and V_{IL} (max) for measuring timing of input signals. Also, the transition time (t_T) is measured between V_{IH} (min) and V_{IL} (max). The output reference levels are $V_{\text{OH}} = 2.0 \text{ V}$ and $V_{\text{OL}} = 0.8 \text{ V}$.
- *6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig.2 and 3.
- *7. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa tcac t\tau$, access time is tcac.
- *8. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
- *9. Measured with a load equivalent to one TTL load and 100 pF.
- *10. toff and toez are specified that output buffer change to high impedance state.
- 11. Operation within the troo (max) limit ensures that trac (max) can be met. troo (max) is specified as a reference point only; if troo is greater than the specified troo (max) limit, access time is controlled exclusively by trac or trac.
- *12. trcd (min) = trah (min) + 2tr + tasc (min) Sheet4U.com
- *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- *14. Either trrh or trch must be satisfied for a read cycle.
- *15. twos is specified as a reference point only. If twos ≥ twos (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twos < twos (min).
- *17. Either tozo or tozo must be satisfied.
- *18. topa is access time from the selection of a new column address (that is caused by changing both \overline{UCAS} and \overline{LCAS} from "L" to "H"). Therefore, if top is long, topa is longer than topa (max).
- *19. Assumes that CAS-before-RAS refresh.
- *20. twos, towd, trwd and topwd are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twos ≥ twos (min), the cycle is an early write cycle and Dout pin will maintain high-impedance state throughout the entire cycle. If towd ≥ towd (min), trwd ≥ trwd (min), and tawd ≥ tawd (min), topwd ≥ topwd (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying trwd, towd, and trad specifications.

DataSile

ataSheet4U.com www.DataSheet4U.com



et4U.com


DataShe

DataSheet4U.com

■ FUNCTIONAL TRUTH TABLE

		Clock Input					ss Input	Input/Output Data					
Operation Mode	RAS	LCAS	UCAS	WE	ŌĒ	Row	Column	DQ₁ 1	to DQs	DQ ₉ t	o DQ ₁₆	Refresh	Note
	nas	LUAS	UCAS	W C	OL	HOW	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid		High-Z Valid Valid	Yes*	tncs ≥ tncs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	tcwo ≥ tcwo (min)
RAS-only Refresh Cycle	L	Н	Н	х	Х	Valid	_	_	High-Z	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	L	Х	Х		_	_	High-Z	_	High-Z	Yes	tcsn ≥ tcsn (min)
Hidden Refresh Cycle	H→L	L H L	H L L	H→L	L	_	_	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept

DataSheet4\X:"Hi" or "L"
*: It is impossible in Fast Page Mode.



DESCRIPTION

To implement a read operation, a valid address is latched by the \overline{RAS} and \overline{LCAS} or \overline{UCAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. \overline{LCAS} controls the input/output data on DQ₁ to DQ₈ pins, \overline{UCAS} controls one on DQ₈ to DQ₁₆ pins. The access time is determined by \overline{RAS} (trac), \overline{LCAS} / \overline{UCAS} (tcac), \overline{OE} (toea) or column addresses (taa) under the following conditions:

If $t_{RCD} > t_{RCD}(max)$, access time = t_{CAC} .

If trad > trad(max), access time = taa.


If \overline{OE} is brought Low after trac, tcac, or taa(whichever occurs later), access time = toEA.

However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after too is satisfied.

www.DataSheet4U.com

DataSheet4U.com

et4U.com




et4U.com

DataSHE

DESCRIPTION

A write cycle is similar to a read cycle except WE is set to a Low state and OE is an "H" or "L" signal. A write cycle can be implemented in either of three ways – early write, delayed write, or read-modify-write. During all write cycles, timing parameters them, town, that and total must be satisfied. In the early write cycle shown above two satisfied, data on the DQ pins are latched with the falling edge of CAS or UCAS and written into memory.


DataSheet4U.com www.DataSheet4U.com



DataSh


DataSheet4U.com

et4U.com




DataShe

DataSheet4U.com



DataSheet4L

www.DataSheet4U.com




DataShe

DESCRIPTION

The fast page mode early write cycle is executed in the same manner as the fast page mode read cycle except the states of \overline{WE} and \overline{OE} are reversed. Data appearing on the DQ₁ to DQ₈ is latched on the falling edge of \overline{LCAS} and one appearing on the DQ₉ to DQ₁₆ is latched on the falling edge of \overline{UCAS} and the data is written into the memory. During the fast page mode early write cycle, including the delayed (\overline{OE}) write and read-modify-write cycles, tcwL must be satisfied.

DataSheet4U.com www.DataSheet4U.com



DESCRIPTION


The fast page mode delayed write cycle is executed in the same manner as the fast page mode early write cycle except for the states of $\overline{\text{WE}}$ and $\overline{\text{OE}}$. Input data on the DQ pins are latched on the falling edge of $\overline{\text{WE}}$ and written into memory. In the fast page mode delayed write cycle, $\overline{\text{OE}}$ must be changed from Low to High before $\overline{\text{WE}}$ goes Low (toed + tt + tbs).

DataSheet4U.com www.DataSheet4U.com

DataShe

17


et4U.com



et4U.com


DataShe

DataSheet4U.com www.DataSheet4U.com



411 com


Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh. RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in

preparation for the next CAS-before-RAS refresh operation.


DataSheet4L



HIGGETTET

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ and cycling $\overline{\text{RAS}}$. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability.

DataSheet4U.com www.DataSheet4U.com



A special timing sequence using the \overline{CAS} -before- \overline{RAS} refresh counter test cycle provides a convenient method to verify the function of \overline{CAS} -before- \overline{RAS} refresh circuitry. If a \overline{CAS} -before- \overline{RAS} refresh cycle \overline{CAS} makes a transition from High to Low while \overline{RAS} is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₉ are defined by the on-chip refresh counter Column Addresses: Bits A₀ through A₉ are defined by latching levels on A₀ to A₉ at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V181	60A-60/60L	MB81V181	Unit	
	Farameter	Syllibol	Min.	Max.	Min.	Max.	Ollit
90	Access Time from CAS	t FCAC	_	50	_	55	ns
91	Column Address Hold Time	t FCAH	35	_	35	_	ns
92	CAS to WE Delay Time	trcwd	70	_	77	_	ns
93	CAS Pulse Width	t FCAS	90	_	99		ns
94	RAS Hold Time	t FRSH	90	_	99		ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.

DataSheet4U.com

www.DataSheet4U.com



(At recommended operating conditions unless otherwise noted.)

No.	Da va va ata v	Cumbal	MB81V181	60A-60/60L	MB81V181	Unit	
INO.	Parameter	Symbol	Min.	Max.	Min.	Max.	Oilit
100	RAS Pulse Width	trass	100	_	100	_	μs
101	RAS Precharge Time	t RPS	110	_	125	_	ns
102	CAS Hold Time	t chsta9	heet 50 .com	_	-50	_	ns

Note: Assumes Self Refresh cycle only.

DESCRIPTION

The Self Refresh cycle provides a refresh operation without external clock and external Address. Self Refresh control circuit on chip is operated in the Self Refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator.

If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of trass (more than 100 µs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during RAS=L" and "CAS=L".


Exit from self refresh cycle is performed by toggling RAS and CAS to "H" with specified tons min. In this time, RAS must be kept "H" with specified tons min.

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

Restriction for Self Refresh operation :

For Self Refresh operation, the notice below must be considered.


- In the case that distributed CBR refresh are operated between read/write cycles
 Self Refresh cycles can be executed without special rule if 1,024 cycles of distributed CBR refresh are executed within term may
- In the case that burst CBR refresh or distributed/burst RAS-only refresh are operated between read/write cycles
 1,024 times of burst CBR refresh or 1,024 times of burst RAS only refresh must be executed before and after Self Refresh cycles.



^{*} Read/write operation can be performed non refresh time within the bright state Sheet 4U.com

DataSheet4U

■ PACKAGE DIMENSIONS




D - 4 - OI-

DataSheet4U.com

et4U.com

■ PACKAGE DIMENSIONS



et4U.com

DataSheet4U.com www.DataSheet4U.com