DATA SHEET

FUĴÎTSU

MB8287-25/-35 CMOS 288K-BIT HIGH-SPEED SRAM

32K Words x 8 Bits Static Random Access Memory with Automatic Power Down

The Fujitsu MB8287 is a 32,768 words x 8 bits static random access memory with parity generator and checker, and fabricated with CMOS technology. To obtain a smaller chip size, the cell uses NMOS transistors and resistors. This device is housed in a 300 mil DIP package with low (605 mW max.) power dissipation. All pins are TTL compatible and a single +5 V power supply is required.

A separate chip select (CS_1) pin simplifies multipackage systems design by permitting the selection of an individual package when outputs are OR-tied, and then automatically powering down the other deselected packages.

The MB8287 offers low power dissipation, low cost, and high performance.

- Organization: 32,768 words x 8 bits
- Static operation: no clocks or timing strobe required
- Access time: t_{AA} = t_{ACS1} = 25 ns max, t_{ACS2} = 14 ns max. (MB8287-25) t_{AA} = t_{ACS1} = 35 ns max, t_{ACS2} = 15 ns max. (MB8287-35)
- Low power consumption: 715 mW max. (Operating) for 25 ns 605 mW max. (Operating) for 35 ns 138 mW max. (TTL Standby) 83 mW max. (CMOS Standby)
- Single +5 V power supply ±10% tolerance
- TTL compatible inputs and outputs
- Three-state outputs with OR-tie capacity
- Chip select for simplified memory expansion
- Electrostatic protection for all inputs and outputs
- Standard 32-pin Plastic Packages:
- Skinny DIP (300 mil) MB8287-xxPSK SOP (450 mil) MB8287-xxPF

Absolute Maximum Ratings (See Note)

Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.5 to +7.0	v
Input Voltage on any pin with respect to GND	V _{IN}	-3.5 to +7.0	v
Output Voltage on any I/O pin with respect to GND	V _{OUT}	-0.5 to +7.0	v
Output Current	lout	±20	mA
Power Dissipation	PD	1.0	w
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature Range	T _{STG}	-45 to +125	°C

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright C 1990 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.

MB8287-25 MB8287-35



CAPACITANCE (TA= 25° C, f = 1MHz)

Parameter	Condition	Symbol	Min	Тур	Max	Unit
Input Capacitance (CS1, CS2, OE, WE)	V _{IN} =0V	C ₁₁			8	pF
Input Capacitance (Other Input)	V _{IN} =0V	C ₁₂			7	pF
I/O Capacitance (with PE)	V _{I/O} =0V	C _{i/o}			8	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	v
Ambient Temperature	T,	0		70	°C

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Test Condition	Min	Max	Unit
Standby Supply Current		I _{SB1}	<u>CS</u> 1≥V _{cc} –0.2V V _{IN} ≥V _{cc} –0.2V or V _{IN} ≤0.2V		15	mA
		I _{SB2}	<u>V</u> _{IN} ≤0.2V CS ₁ =V _{IH}		25	mA
Operating Supply Current	25ns 35ns	lcc	l _{ou⊤} =0mA, CS₁=V _{IL} Cycle=Min.		130 110	mA
Input Leakage Current		lu	V _{IN} =0V to V _{cc} , V _{cc} ≖Max.	-5	5	μA
Output Leakage Current		I _{LI/O}	$ \overline{\frac{CS_1 = V_{IH} \text{ or } \overline{CS_2} \approx V_{IL} \text{ or}} } $	-5	5	μΑ
Input Low Voltage		VIL		-2.0*1	0.8	v
Input High Voltage		V _{IH}		2.2	6.0	v
Output High Voltage		V _{он}	I _{он} =—4mA	2.4		v
Output Low Voltage		Vol	l _{o∟} =8mA		0.4	v

Note: *1 -2.0V Min. for pulse width less than 20ns. (V_{IL} min.=-0.5V at DC level)



AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

READ CYCLE*1

Deventer	Symbol	MB8287-25		MB8287-35		11-14
		Min	Max	Min	Max	Unit
Read Cycle Time	t _{ec}	25		35		ns
Address Access Time*2	taa		25		35	ns
CS1 Access Time*3	tacsi		25		35	ns
CS ₂ Access Time* ³	t _{ACS2}		14		15	ns
OE Access Time	t _{oe}		12		14	ns
Output Hold from Address Change	t _{он}	3		3		ns
Output Active from CS1*4	t∟zı	5		8		ns
Output Active from CS₂*4	t _{LZ2}	2		3		ns
Output Active from OE*4	t _{oLZ}	2		3		ns
Output Disable from CS1*4	t _{HZ1}	1	15	1	15	ns
Output Disable from CS₂*⁴	t _{HZ2}	1	15	1	15	ns
Output Disable from OE*4	t _{онz}	1	15	1	15	ns
Parity Error Access from Address*2	t _{apa}		28		40	ns
Parity Error Access from CS1*3	t _{apcs1}		28		40	ns
Parity Error Access from CS ₂ *3	t _{apcs2}		14		15	ns
Parity Error Access from OE	t _{apoe}		12		14	ns
Parity Error Hold from Address Change	t _{рон}	3		3		ns
Parity Error Disable from Address Change**	t _{PHZA}		20		25	ns
Parity Error Disable from CS1*4	t _{PHZ1}	1	15	1	15	ns
Parity Error Disable from CS ₂ *4	t _{PHZ2}	1	15	1	15	ns
Parity Error Disable from OE*4	t _{РОНZ}	1	15	1	15	ns

Note:

*1 WE is high for Read Cycle.
*2 Device is continuously selected, CS₁=V_{IL}, CS₂=V_H and OE=V_{IL}.
*3 Address valid prior to or coincident with CS₁ transition low, CS₂ transition high.

*4 Transition is specified at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.



Note: *1 WE is high for Read Cycle.

*2 Device is continuously selected, $\overline{CS}_1 = V_{IL}$, $\overline{CS}_2 = V_{H}$ and $\overline{OE} = V_{IL}$. *3 Address valid prior to or coincident with \overline{CS}_1 transition low, \overline{CS}_2 transition high.

*4 Transition is specified at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.



4



- *2 Device is continuously selected, $\overline{CS_1} = "L"$, $CS_2 = "H"$ and $\overline{OE} = "L"$
- *3 Address valid prior to or coincident with $\overline{CS_1}$ transition low, CS_2 transition high.
- *4 Transition is specified at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.
- *5 When error occurred, PE pin outputs "L". But when no error, PE pin is in High-Z state.

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

WRITE CYCLE*1, *5, *6

Parameter	Symbol	MB8287-25		MB8287-35		11-14
		Min	Max	Min	Max	Unit
Write Cycle Time* ²	t _{wc}	25		35		ns
Address Valid to End of Write	t _{aw}	18		28		ns
CS ₁ to End of Write	t _{ow1}	16		26		ns
CS₂ to End of Write	t _{cw2}	13		20		ns
Data Setup Time	t _{ow}	8		12		ns
Data Hold Time	t _{он}	0		0		ns
Write Pulse Width	t _{we}	15		20		ns
Write Recovery Time* ³	t _{wa}	0		0		ns
Address Setup Time	t _{as}	0		0		ns
Output Low-Z from WE*4	tow	0		0		ns
Output High-Z from WE*4	t _{wz}	0	8	0	14	ns

Note: *1 If CS goes high simultaneously with WE high, the output remains in high impedance state.

*2 All Write Cycle are determined from the last address transition to the first address transition of next address. *3 two is defined from the end point of Write Mode.

*4 Transition is specified at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.

*5 In normal Write Cycle, PE pin must be pulled-up to High.

*6 If data "L" is written in PE pin under the same timing as data input on I/O pins, "Error" information is written in the parity bit addressed forcibly.

MB8287-25 MB8287-35



Note: *1 If CS goes high simultaneously with WE high, the output remains in high impedance state.

- *2 All Write Cycles are determined from the last address transition to the first address transition of next address. *3 two is defined from the end point of Write Mode.
- *4 Transition is specified at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.
- *5 In normal Write Cycle, PE pin must be pulled-up to High.
- *6 If data "L" is written in PE pin under the same timing as data input on I/O pins, "Error" information is written in the parity bit addressed forcibly.



Note: *1 If CS goes high simultaneously with WE high, the output remains in high impedance state.

*2 All Write Cycles are determined from the last address transition to the first address transition of next address.

*3 twe is defined from the end point of Write Mode.

*4 In normal Write Cycle, PE pin must be pulled-up to High.

*5 If data "L" is written in PE pin under the same timing as data input on I/O pins, "Error" information is written in the parity bit addressed forcibly.



PACKAGE DIMENSIONS 32-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-32P-M02) 0(0)MIN (STAND OFF) .339±.008 (8.60±0.20) .465±.012 (11.80±0.30) .402±.012 (10.20±0.30) INDEX .031±.008 "A" (0.80±0.20) Ħ ŧ .050(1.27) .006±.002 .018±.004 (0.45±0.10) 0.005(0.13) 0 (0.15±0.05) TYP .098(2.50) MAX .799+.010(20.29+0.25) (SEATED HEIGHT) .006 (0.15) Details of "A" part .012(0.30) .007(0.18) .004(0.10) MAX .027(0.68) Dimensions in .750(19.05)REF inches (millimeters) MAX © 1988 FUJITSU LIMITED F32004S-1C