

MB82B001-25/-35

1M-BIT HIGH-SPEED BiCMOS SRAM

1M Words x 1 Bit High-Speed BiCMOS Static Random Access Memory

The Fujitsu MB82B001 is a 1,048,576 words x 1 bit static random access memory fabricated with a BiCMOS process technology. For lower power dissipation and higher speed, peripheral circuits are fabricated with BiCMOS technology. To obtain a smaller chip size, cells use NMOS transistors and resistors.

The memory uses asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible and a single +5 V power supply is required.


The MB82B001 has low power dissipation, low cost, and high performance, and it is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required.

- Organization: 1,048,576 words x 1 bit
- Static operation: no clock or refresh required
- Access time: 25 ns max. (MB82B001-25)
35 ns max. (MB82B001-35)
- Single +5 V power supply $\pm 10\%$ tolerance
120 mA max. (Active operation)
5 mA max. (Standby, CMOS level)
25 mA max. (Standby, TTL level)
- Separate data inputs and outputs
- TTL compatible inputs and outputs
- Chip select for simplified memory expansion, automatic power down
- Electrostatic protection for all inputs and outputs
- 28-pin Plastic Package:
SOJ (400 mil) MB82B001-xxPJ

Absolute Maximum Ratings (See Note)


Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.5 to +7.0	V
Input Voltage on any pin with respect to GND	V_{IN}	-3.5 to +7.0	V
Output Voltage on any pin with respect to GND	V_{OUT}	-0.5 to +7.0	V
Output Current	I_{OUT}	± 20	mA
Power Dissipation	P_D	1.0	W
Temperature Under Bias	T_{BIAS}	-10 to +85	$^{\circ}\text{C}$
Storage Temperature Range	T_{STG}	-40 to +125	$^{\circ}\text{C}$

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



PLASTIC PACKAGE
LCC-28P-M05

PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

PIN DISCRIPTION

Symbol	Pin name	Symbol	Pin name
A0 to A9	Address Input	WE	Write Enable
DIN	Data Input	Vcc	Power Supply(±10%)
DOUT	Data Output	GND	Ground
CS	Chip Select	NC	No Connect

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ambient Temperature	TA	0		70	°C

2

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Typ	Max	Unit
Input Leakage Current	VIN = 0V to Vcc Vcc = Max.	ILI	-1		1	μA
Output Leakage Current	$\overline{CS} = V_{IH}$ VOUT = 0V to Vcc Vcc = Max.	ILO	-1		1	μA
Active Supply Current	$\overline{CS} = V_{IL}$, IOUT = 0mA Vcc = Max., VIN = VIL or VIH	Icc1		50	80	mA
	Vcc = Max., $\overline{CS} = V_{IL}$ Cycle = Min., IOUT = 0mA	Icc2		80	120	
Standby Current	Vcc = Min. to Max. $\overline{CS} \geq V_{cc} - 0.2V$ VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V	ISB1		2	15	mA
	Vcc = Min. to Max. $\overline{CS} = V_{IH}$	ISB2		10	25	
Output Low Voltage	IOL = 16 mA	VOL			0.45	V
Output High Voltage	IOH = -4 mA	VOH	2.4			V
Peak Power on Current *1	Vcc = 0V to Vcc Min. \overline{CS} = Lower of Vcc or VIH Min.	IPO			50	mA
Input Low Voltage		VIL	-0.5 *2		0.8	V
Input High Voltage		VIH	2.2		6.0	V


*1 A pull-up resistor to Vcc on the \overline{CS} input is required to keep the device deselected; otherwise, power-on current approaches Icc active.

*2 -3.0 V Min. for pulse width less than 20 ns.

AC TEST CONDITIONS

- Input Pulse Levels: 0.6 V to 2.4 V
- Input Pulse Rise and Fall Times: 3 ns (0.8V to 2.2V)
- Timing Reference Levels: Input: $V_{IL} = 0.8$, $V_{IH} = 2.2$ V
Output: $V_{OL} = 0.8$, $V_{OH} = 2.2$ V
- Output Load:

Fig. 2



*Including Scope and Jig capacitance

	R1	R2	CL	Parameters Measured
Load I	480Ω	255Ω	30pF	except tLZ, tHZ, tOW and tWZ
Load II	480Ω	255Ω	5pF	tLZ, tHZ, tOW and tWZ

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MB82B001-25		MB82B001-35		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE *1						
Read Cycle Time *2	tRC	25		35		ns
Address Access Time *3	tAA		25		35	ns
Chip Select Access Time *4	tACS		25		35	ns
Output Hold from Address Change	tOH	5		5		ns
Chip Selection to Output in Low-Z *5 *6	tLZ	5		5		ns
Chip Deselection to Output in High-Z *5 *6	tHZ	2	15	2	15	ns
Chip Selection to Power Up time	tPU	0		0		ns
Chip Deselection to Power Down	tPD		20		30	ns

*1 WE is high for Read cycle.

*2 All Read cycles are determined from the last address transition to the first address transition of next cycle.

*3 Device is continuously selected, CS=V_{IL}.


*4 Address valid prior to or coincident with CS transition low.

*5 Transition is measured at the point of ±500mV from steady state voltage.


*6 This parameter is measured with specified Load II in Fig. 2.

READ CYCLE TIMING DIAGRAM

READ CYCLE: ADDRESS CONTROLLED *1 *3



READ CYCLE: \overline{CS} CONTROLLED *1 *4




⊗ : Undefined ⊞ : Don't Care

- *1 WE is high for Read cycle.
- *2 All Read cycles are determined from the last address transition to the first address transition of next cycle.
- *3 Device is continuously selected, $\overline{CS}=V_L$.
- *4 Address valid prior to or coincident with \overline{CS} transition low.
- *5 Transition is measured at the point of $\pm 500mV$ from steady state voltage.
- *6 This parameter is measured with specified Load II in Fig. 2.

AC CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MB82B001–25		MB82B001–35		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE *1 *2						
Write Cycle Time *3	tWC	25		35		ns
Chip Selection to End of Write	tCW	16		26		ns
Address Valid to End of Write	tAW	18		28		ns
Address Setup Time	tAS	0		0		ns
Write Pulse Width	tWP	15		20		ns
Data Valid to End of Write	tDW	10		15		ns
Write Recovery Time	tWR	0		0		ns
Data Hold Time	tDH	0		0		ns
Write Enable to Output in High-Z *4 *5	tWZ	0	10	0	15	ns
Output Active from End of Write *4 *5	tOW	0		0		ns



*1 $\overline{\text{CS}}$ or $\overline{\text{WE}}$ must be high during address transitions.

*2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.


*3 All Write cycles are determined from the last address transition to the first address transition of next cycle.

*4 Transition is measured at the point of $\pm 500\text{mV}$ from steady state voltage.

*5 This parameter is measured with specified Load II in Fig. 2.

WRITE CYCLE TIMING DIAGRAM

WRITE CYCLE: $\overline{\text{CS}}$ CONTROLLED *1 *2



*1 $\overline{\text{CS}}$ or $\overline{\text{WE}}$ must be high during address transitions.

*2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.

*3 All Write cycles are determined from the last address transition to the first address transition of next cycle.


*4 Transition is measured at the point of $\pm 500\text{mV}$ from steady state voltage.

*5 This parameter is measured with specified Load II in Fig. 2.

MB82B001-25
MB82B001-35

PACKAGE DIMENSIONS

28-LEAD PLASTIC LEADED CHIP CARRIER
(CASE No.: LCC-28P-M05)



©1989 FUJITSU LIMITED C28055S-1C

* This dimension includes resin protrusion.
(Each side: $.006(0.15)$ MAX.)

Dimensions in
inches (millimeters)