

MB82B005-25/-35 1M-BIT HIGH-SPEED BICMOS SRAM

256K Words x 4 Bits High-Speed BiCMOS Static Random Access Memory

The Fujitsu MB82B005 is a 262,144 words x 4 bits static random access memory fabricated with a BiCMOS process technology. For lower power dissipation and higher speed, peripheral circuits use BiCMOS technology. To obtain a smaller chip size, cells use NMOS transistors and resistors.

The memory uses asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible and a single +5 V power supply is required. The MB82B005 is housed in a 400 mil plastic small outline J-lead (SOJ) package.

The MB82B005 has low power dissipation, low cost, and high performance, and it is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required.

 Organization: 262,144 words x 4 bit
 Static operation: no clock or refresh required
 Access time: 25 ns max. (MB82B005-25) 35 ns max. (MB82B005-35)

Single +5 V power supply ±10% tolerance with low current drain:

120 mA max. (Active operation) 15 mA max. (Standby, CMOS level) 25 mA max. (Standby, TTL level)

Common data inputs and outputs

- · TTL compatible inputs and outputs
- Chip select for simplified memory expansion, automatic power down
- Electrostatic protection for all inputs and outputs

28-pin Plastic Package:

SOJ (400 mil)


MB82B005-xxPJ

Absolute Maximum Ratings (See Note)


Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.5 to +7.0	٧
Input Voltage on any pin with respect to GND	V _{IN}	-3.5 to +7.0	٧
Output Voltage on any I/O pin with respect to GND	V _{out}	-0.5 to +7.0	٧
Output Current	lout	±20	mA
Power Dissipation	P _D	1.0	W
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature Range	T _{STG}	-40 to +125	°C

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PLASTIC PACKAGE
LCC-28P-M05



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (TA = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (VIN = 0 V)	Cin		6	pF
CS Capacitance (VCS = 0 V)	Ccs		7	pF
Output Capacitance (Vout = 0 V)	Соит		7	pF

PIN DISCRIPTION

Symbol	Pin name	Symbol	Pin name
A0 to A17	Address Input	WE	Write Enable
I/O1 to I/O4	Data Input/Output	Vcc	Power Supply(±10%)
ŌĒ	Output Enable	GND	Ground
CS	Chip Select	NC NC	No Connect

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ambient Temperature	TA	0		70	°C


DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Paramete r	Test Condition	Symbol	Min	Тур	Max	Unit	
Input Leakage Current	Vin = 0V to Vcc Vcc = Max.	lu	-1		1	μА	
Output Leakage Current	CS = VIH, or OE=VIH VOUT = 0V to Vcc Vcc = Max.	lLO	-1		1	μА	
Active Supply Current	CS = Vil., IOUT - 0mA Vcc = Max., ViN = Vil. or ViH	lcc1		50	80	mA	
	Vcc = Max., CS = VIL Cycle = Min., lout = 0mA	Icc2		80	120	1	
Standby Current	Vcc = Min. to Max. CS ≥ Vcc -0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V	ISB1		2	15		
	Vcc = Min. to Max.	ISB2		10	25	mA	
Output Low Voltage	IoL = 8 mA	Vol			0.4	٧	
Output High Voltage	lон = -4 mA	Vон	2.4			٧	
Peak Power on Current	Vcc = 0V to Vcc Min. CS = Lower of Vcc or Vн Min.	lpo			50	mA	
Input Low Voltage		VIL	-0.5 *2		0.8	٧	
Input High Voltage		ViH	2.2		6.0	٧	

^{*1} A pull-up resistor to Vcc on the $\overline{\text{CS}}$ input is required to keep the device deselected; otherwise, power-on current approaches Icc active.

^{*2 -3.0} V Min. for pulse width less than 20 ns.



AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MB82B005-25		MB82B005-35		T
rarameter		Min.	Max.	Min.	Max.	Unit
READ CYCLE *1						
Read Cycle Time *2	tric	25		35		ns
Address Access Time *3	taa		25		35	ns
Chip Select Access Time *4	tacs		25		35	ns
Output Enable Access Time	toE		10		15	ns
Output Hold from Address Change	tон	5		5		ns
Chip Selection to Output in Low-Z *5 *6	tcLZ	5		5		ns
Chip Selection to Output in High-Z *5 *6	tcHZ	2	15	2	15	ns
Output Enable to Output in Low-Z *5 *6	toLZ	0		0		ns
Output Enable to Output in High-Z *5 *6	tonz	0	15	0	15	ns
Chip Selection to Power Up time	teu	0		0		ns
Chip Deselection to Power Down	tPD		20		30	ns

^{*1} WE is high for Read cycle.


^{*2} All Read cycles are determined from the last address transition to the first address transition of next cycle.

*3 Device is continuously selected. CS=VL OE=VL.

*4 Address valid prior to or coincident with CS transition low.

*5 Transition is measured at the point of ±500mV from steady state voltage.

*6 This parameter is measured with specified Load II in Fig. 2.




^{*1} WE is high for Read cycle.
*2 All Read cycles are determined from the last address transition to the first address transition of next cycle.
*3 Device is continuously selected, CS=VIL_OE=VIL.
*4 Address valid prior to or coincident with CS transition low.
*5 Transition is measured at the point of ±500mV from steady state voltage.
*6 This parameter is measured with specified Load II in Fig. 2.

AC CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted.)

Parameter		MB82B005-25		MB82B005-35		T
	Symbol	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE *1 *2						
Write Cycle Time *3	twc	25		35		ns
Chip Selection to End of Write	tcw	16		26		ns
Address Valid to End of Write	taw	18		28		ns
Address Setup Time	tas	0		0 -		ns
Write Pulse Width	twp	15		20		ns
Data Valid to End of Write	tow	8		12		ns
Write Recovery Time	twn	0		0		ns
Data Hold Time	tDH	0		0	:	ns
Write Enable to Output in High-Z *4 *5	twz	0	8	0	14	ns
Output Active from End of Write *4 *5	tow	0		0		ns




- *1 \overline{CS} or \overline{WE} must be high during address transitions.

 *2 If CS goes high simultaneously with WE high, the output remains in high impedance state.

 *3 All Write cycles are determined from the last address transition to the first address transition of next cycle.

 *4 Transition is measured at the point of ±500mV from steady state voltage.

 *5 This parameter is measured with specified Load II in Fig. 2.



^{*1} CS or WE must be high during address transitions.
*2 If CS goes high simultaneously with WE high, the output remains in high impedance state.
*3 All Write cycles are determined from the last address transition to the first address transition of next cycle.
*4 Transition is measured at the point of ±500mV from steady state voltage.
*5 This parameter is measured with specified Load II in Fig. 2.

PACKAGE DIMENSIONS

