

# MB82B005-25/-35

## 1M-BIT HIGH-SPEED BiCMOS SRAM

### 256K Words x 4 Bits High-Speed BiCMOS Static Random Access Memory

The Fujitsu MB82B005 is a 262,144 words x 4 bits static random access memory fabricated with a BiCMOS process technology. For lower power dissipation and higher speed, peripheral circuits use BiCMOS technology. To obtain a smaller chip size, cells use NMOS transistors and resistors.

The memory uses asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible and a single +5 V power supply is required. The MB82B005 is housed in a 400 mil plastic small outline J-lead (SOJ) package.


The MB82B005 has low power dissipation, low cost, and high performance, and it is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required.

- Organization: 262,144 words x 4 bit
- Static operation: no clock or refresh required
- Access time: 25 ns max. (MB82B005-25)  
35 ns max. (MB82B005-35)
- Single +5 V power supply  $\pm 10\%$  tolerance with low current drain:
  - 120 mA max. (Active operation)
  - 15 mA max. (Standby, CMOS level)
  - 25 mA max. (Standby, TTL level)
- Common data inputs and outputs
- TTL compatible inputs and outputs
- Chip select for simplified memory expansion, automatic power down
- Electrostatic protection for all inputs and outputs
- 28-pin Plastic Package:
  - SOJ (400 mil) MB82B005-xxPJ


### Absolute Maximum Ratings (See Note)

Rating	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.5 to +7.0	V
Input Voltage on any pin with respect to GND	$V_{IN}$	-3.5 to +7.0	V
Output Voltage on any I/O pin with respect to GND	$V_{OUT}$	-0.5 to +7.0	V
Output Current	$I_{OUT}$	$\pm 20$	mA
Power Dissipation	$P_D$	1.0	W
Temperature Under Bias	$T_{BIAS}$	-10 to +85	$^{\circ}C$
Storage Temperature Range	$T_{STG}$	-40 to +125	$^{\circ}C$

**Note:** Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




2



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 – MB82B005 BLOCK DIAGRAM



TRUTH TABLE

CS	WE	OE	Mode	I/O	Power
H	X	X	Not Selected	High-Z	Standby
L	H	H	Output Desable	High-Z	Active
L	L	X	Write	DIN	Active
L	H	L	Read	DOUT	Active

Legend: H = High level  
 L = Low level  
 X = Don't Care

CAPACITANCE (TA = 25°C, f = 1 MHz)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance (VIN = 0 V)	CIN		6	pF
CS Capacitance (VCS = 0 V)	CCS		7	pF
Output Capacitance (VOUT = 0 V)	COU		7	pF

## PIN DISCRPTION

Symbol	Pin name	Symbol	Pin name
A0 to A17	Address Input	$\overline{WE}$	Write Enable
I/O1 to I/O4	Data Input/Output	Vcc	Power Supply(±10%)
$\overline{OE}$	Output Enable	GND	Ground
$\overline{CS}$	Chip Select	NC	No Connect

## RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ambient Temperature	T <sub>A</sub>	0		70	°C

2

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)


Parameter	Test Condition	Symbol	Min	Typ	Max	Unit
Input Leakage Current	V <sub>IN</sub> = 0V to Vcc Vcc = Max.	I <sub>LI</sub>	-1		1	μA
Output Leakage Current	$\overline{CS}$ = V <sub>IH</sub> , or $\overline{OE}$ = V <sub>IH</sub> V <sub>OUT</sub> = 0V to Vcc Vcc = Max.	I <sub>LO</sub>	-1		1	μA
Active Supply Current	$\overline{CS}$ = V <sub>IL</sub> , I <sub>OUT</sub> = 0mA Vcc = Max., V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>CC1</sub>		50	80	mA
	Vcc = Max., $\overline{CS}$ = V <sub>IL</sub> Cycle = Min., I <sub>OUT</sub> = 0mA	I <sub>CC2</sub>		80	120	
Standby Current	Vcc = Min. to Max. $\overline{CS}$ ≥ Vcc - 0.2V V <sub>IN</sub> ≥ Vcc - 0.2V or V <sub>IN</sub> ≤ 0.2V	I <sub>SB1</sub>		2	15	mA
	Vcc = Min. to Max. $\overline{CS}$ = V <sub>IH</sub>	I <sub>SB2</sub>		10	25	
Output Low Voltage	I <sub>OL</sub> = 8 mA	V <sub>OL</sub>			0.4	V
Output High Voltage	I <sub>OH</sub> = -4 mA	V <sub>OH</sub>	2.4			V
Peak Power on Current *1	Vcc = 0V to Vcc Min. $\overline{CS}$ = Lower of Vcc or V <sub>IH</sub> Min.	I <sub>PO</sub>			50	mA
Input Low Voltage		V <sub>IL</sub>	-0.5 *2		0.8	V
Input High Voltage		V <sub>IH</sub>	2.2		6.0	V

\*1 A pull-up resistor to Vcc on the  $\overline{CS}$  input is required to keep the device deselected; otherwise, power-on current approaches I<sub>CC</sub> active.

\*2 -3.0 V Min. for pulse width less than 20 ns.

**AC TEST CONDITIONS**

- Input Pulse Levels: 0.6 V to 2.4 V
- Input Pulse Rise and Fall Times: 3 ns (0.8V to 2.2V)
- Timing Reference Levels: Input:  $V_{IL} = 0.8, V_{IH} = 2.2$  V  
Output:  $V_{OL} = 0.8, V_{OH} = 2.2$  V
- Output Load: **Fig. 2**



\*Including Scope and Jig capacitance

	R1	R2	CL	Parameters Measured
Load I	480Ω	255Ω	30pF	except tCLZ, tCHZ, tOLZ, tOHZ, tOW and tWZ
Load II	480Ω	255Ω	5pF	tCLZ, tCHZ, tOLZ, tOHZ, tOW and tWZ

**AC CHARACTERISTICS**


(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MB82B005-25		MB82B005-35		Unit
		Min.	Max.	Min.	Max.	
<b>READ CYCLE *1</b>						
Read Cycle Time *2	tRC	25		35		ns
Address Access Time *3	tAA		25		35	ns
Chip Select Access Time *4	tACS		25		35	ns
Output Enable Access Time	tOE		10		15	ns
Output Hold from Address Change	tOH	5		5		ns
Chip Selection to Output in Low-Z *5 *6	tCLZ	5		5		ns
Chip Selection to Output in High-Z *5 *6	tCHZ	2	15	2	15	ns
Output Enable to Output in Low-Z *5 *6	tOLZ	0		0		ns
Output Enable to Output in High-Z *5 *6	tOHZ	0	15	0	15	ns
Chip Selection to Power Up time	tPU	0		0		ns
Chip Deselection to Power Down	tPD		20		30	ns


\*1  $\overline{WE}$  is high for Read cycle.  
 \*2 All Read cycles are determined from the last address transition to the first address transition of next cycle.  
 \*3 Device is continuously selected,  $CS = V_{IL}, OE = V_{IL}$ .  
 \*4 Address valid prior to or coincident with  $CS$  transition low.  
 \*5 Transition is measured at the point of  $\pm 500mV$  from steady state voltage.  
 \*6 This parameter is measured with specified Load II in Fig. 2.

READ CYCLE TIMING DIAGRAM

READ CYCLE: ADDRESS CONTROLLED \*1 \*3



READ CYCLE:  $\overline{CS}$  CONTROLLED \*1 \*4




⊗ : Undefined    ⊞ : Don't Care

- \*1  $\overline{WE}$  is high for Read cycle.
- \*2 All Read cycles are determined from the last address transition to the first address transition of next cycle.
- \*3 Device is continuously selected,  $\overline{CS} = V_{IL}$ ,  $\overline{OE} = V_{IL}$ .
- \*4 Address valid prior to or coincident with  $\overline{CS}$  transition low.
- \*5 Transition is measured at the point of  $\pm 500mV$  from steady state voltage.
- \*6 This parameter is measured with specified Load II in Fig. 2.

## AC CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted.)


Parameter	Symbol	MB82B005-25		MB82B005-35		Unit
		Min.	Max.	Min.	Max.	
<b>WRITE CYCLE *1 *2</b>						
Write Cycle Time *3	t <sub>WC</sub>	25		35		ns
Chip Selection to End of Write	t <sub>CW</sub>	16		26		ns
Address Valid to End of Write	t <sub>AW</sub>	18		28		ns
Address Setup Time	t <sub>AS</sub>	0		0		ns
Write Pulse Width	t <sub>WP</sub>	15		20		ns
Data Valid to End of Write	t <sub>DW</sub>	8		12		ns
Write Recovery Time	t <sub>WR</sub>	0		0		ns
Data Hold Time	t <sub>DH</sub>	0		0		ns
Write Enable to Output in High-Z *4 *5	t <sub>WZ</sub>	0	8	0	14	ns
Output Active from End of Write *4 *5	t <sub>OW</sub>	0		0		ns



- \*1  $\overline{CS}$  or  $\overline{WE}$  must be high during address transitions.
- \*2 If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in high impedance state.
- \*3 All Write cycles are determined from the last address transition to the first address transition of next cycle.
- \*4 Transition is measured at the point of  $\pm 500\text{mV}$  from steady state voltage.
- \*5 This parameter is measured with specified Load II in Fig. 2.

WRITE CYCLE TIMING DIAGRAM

WRITE CYCLE:  $\overline{CS}$  CONTROLLED \*1 \*2



\*1  $\overline{CS}$  or  $\overline{WE}$  must be high during address transitions.

\*2 If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in high impedance state.

\*3 All Write cycles are determined from the last address transition to the first address transition of next cycle.


\*4 Transition is measured at the point of  $\pm 500mV$  from steady state voltage.

\*5 This parameter is measured with specified Load II in Fig. 2.

MB82B005-25  
 MB82B005-35

## PACKAGE DIMENSIONS

28-LEAD PLASTIC LEADED CHIP CARRIER  
 (CASE No.: LCC-28P-M05)



\* This dimension includes resin protrusion:  
 (Each side:  $.006(0.15)$  MAX.)

Dimensions in  
 inches (millimeters)

©1989 FUJITSU LIMITED C28055S-1C

2